- 您现在的位置：买卖IC网 > PDF目录17109 > EVAL-ADUC7121QSPZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC7121 PDF资料下载
参数资料
| 型号： | EVAL-ADUC7121QSPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 40/96页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADUC7121 |
| 设计资源： | ADUC7121 Gerber Files ADUC7121 Schematic |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 类型： | MCU |
| 适用于相关产品： | ADUC7121 |
| 所含物品： | 板，CD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
Data Sheet
ADuC7121
Rev. B | Page 45 of 96
IDAC MMRs
Table 55. IDAC Control Registers (Read and Write Access)
Name
Address (Hex)
Default Value
IDAC0CON
0xFFFF0700
0x0010
IDAC1CON
0xFFFF070C
0x0010
IDAC2CON
0xFFFF0718
0x0010
IDAC3CON
0xFFFF0724
0x0010
IDAC4CON
0xFFFF0730
0x0010
TDSCON
0xFFFF073C
0x00
IDAC0PULLDOWN
0xFFFF0744
0x00
Table 56. IDACxCON MMR Bit Designations
Bit
Name
Value
Description
15:9
These bits are reserved.
8:7
SFHMODE
Bit shuffling is a method of
increasing the ac precision of an
IDAC. Do not use in applications
where dc performance is
important.
00
Shuffle one increment at a time.
01
Shuffle based on an internal
counter.
10
Shuffle based on the input data.
11
Reserved.
6
MSBSHFEN
0
MSB shuffle enable.
Set by the user to 1 to enable MSB
shuffling.
Set by the user to 0 to disable MSB
shuffling.
5
LSBSHFEN
0
LSB shuffle enable.
Set by the user to 1 to enable LSB
shuffling.
Set by the user to 0 to disable LSB
shuffling.
4
IDACPD
1
IDAC power-down bit.
Set by the user to 1 to power
down the IDAC. IDAC output is
high impedance.
Set by the user to 0 to power up
the IDAC.
3
IDACCLK
0
IDAC update rate.
Set by the user to update the IDAC
using Timer1.
Cleared by the user to update the
IDAC using HCLK (core clock).
2
IDACCLR
0
IDAC clear bit.
Set by the user to enable normal
IDAC operation.
Cleared by the user to reset data
register of the IDAC to 0.
1
Mode
0
Mode bit. This bit must always be
cleared.
0
Reserved
0
Set this bit to 0.
Table 57. TDSCON MMR Bit Designations
Bit
Value
Name
Description
7:3
Reserved
The user sets these bits to 0.
2
Reserved
The user must set this to 1.
1
0
DISINT
Disable thermal trigger interrupt.
Set by the user to 0 to generate an
interrupt if the temperature passes
the thermal shutdown point.
0
DISSD
Set by the user to 0 to disable the
output current DACs when the
temperature passes a trip point.
Table 58. IDAC0PULLDOWN MMR Bit Designations
Bit
Value
Name
Description
7:6
Reserved
These bits are set to 0 by the user.
5
0
Pulldown
IDAC0 pull-down.
Set to 1 by the user to pull down
the IDAC0 pin as well as power
down the IDAC0.
Set to 0 by the user to disable the
pull-down.
4
0
PLA_PD_EN
PLA output trigger enable.
Set to 1 by the user to enable the
PLA output to trigger the IDAC0
pull-down.
Set to 0 by the user to disable this
feature.
3:0
PLA Source
PLA output source for PLA output
trigger enable.
Can select the output of any
element, 0 to 15, by programming
these bits with the corresponding
binary value.
Table 59. IDAC Data Registers (Default Value = 0x00000000,
Read and Write Access)
Name
Address (Hex)
IDAC0DAT
0xFFFF0704
IDAC1DAT
0xFFFF0710
IDAC2DAT
0xFFFF071C
IDAC3DAT
0xFFFF0728
IDAC4DAT
0xFFFF0734
Table 60. IDACxDAT MMR Bit Designations
Bit
Name
Value
Description
31:28
Reserved
These bits are reserved.
27:17
Data
Data from IDACx.
16:0
Reserved
000
These bits are reserved.
相关PDF资料 |
PDF描述 |
|---|---|
| EVAL-ADUC7126QSPZ | BOARD EVALUATION FOR ADUC7126 |
| REC5-243.3SRWZ/H4/A | CONV DC/DC 5W 9-36VIN 3.3VOUT |
| EVAL-ADUC7023QSPZ | KIT DEV FOR ADUC7023 QUICK START |
| RPS-1K-6-250/2.0-9 | HEAT SHRINK SLEEVE |
| ECM30DCWH | CONN EDGECARD 60POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVALADUC7121QSPZU1 | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits) |
| EVAL-ADUC7122QSPZ | 功能描述:BOARD EVALUATION FOR ADUC7122 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7124QSPZ | 功能描述:BOARD EVALUATION FOR ADUC7124 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7126QSPZ | 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7128QSPZ | 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
发布紧急采购，3分钟左右您将得到回复。