参数资料
型号: EVAL-ADUC7121QSPZ
厂商: Analog Devices Inc
文件页数: 16/96页
文件大小: 0K
描述: BOARD EVALUATION FOR ADUC7121
设计资源: ADUC7121 Gerber Files
ADUC7121 Schematic
标准包装: 1
系列: MicroConverter® ADuC7xxx
类型: MCU
适用于相关产品: ADUC7121
所含物品: 板,CD
Data Sheet
ADuC7121
Rev. B | Page 23 of 96
MEMORY ORGANIZATION
The ADuC7121 incorporates three separate blocks of memory:
8 kB of SRAM and two 64 kB of on-chip Flash/EE memory.
There are 126 kB of on-chip Flash/EE memory available to the
user, and the remaining 2 kB are reserved for the factory-
configured boot page. These two blocks are mapped as shown
Note that by default, after a reset, the Flash/EE memory is mirrored
at Address 0x00000000. It is possible to remap the SRAM at
Address 0x00000000 by clearing Bit 0 of the REMAP MMR.
This remap function is described in more detail in the Flash/EE
Memory section.
Figure 9. Physical Memory Map
MEMORY ACCESS
The ARM7 core sees memory as a linear array of 232 byte
locations where the different blocks of memory are mapped as
outlined in Figure 9.
The ADuC7121 memory organization is configured in little
endian format: the least significant byte is located in the lowest
byte address and the most significant byte is located in the
highest byte address.
Figure 10. Little Endian Format
FLASH/EE MEMORY
The 128 kB of Flash/EE are organized as two banks of 32k × 16
bits. The first block, Block 0, controls flash, starting at
Address 0x80000 and finishing at Address 0x90000. In the first
block, 31k × 16 bits is user space and 1k × 16 bits is reserved for
the factory configured boot page. The page size of this Flash/EE
memory is 512 bytes.
The second block, Block 1, controls flash, starting at
Address 0x90000 and finishing at Address 0x9F700. The second
64 kB block is arranged in 32k × 16 bits, all of which is available
as user space.
The 126 kB of Flash/EE are available to the user as code and
nonvolatile data memory. There is no distinction between data
and program because ARM code shares the same space. The real
width of the Flash/EE memory is 16 bits, meaning that in ARM
mode (32-bit instruction), two accesses to the Flash/EE are neces-
sary for each instruction fetch. Therefore, it is recommended that
Thumb mode be used when executing from Flash/EE memory
for optimum access speed. The maximum access speed for the
Flash/EE memory is 41.78 MHz in Thumb mode and 20.89 MHz
in full ARM mode (see the Execution Time from SRAM and
FLASH/EE section).
SRAM
The 8 kB of SRAM are available to the user, organized as 2k ×
32 bits, that is, 2k words. ARM code can run directly from
SRAM at 41.78 MHz, given that the SRAM array is configured
as a 32-bit wide memory array (see the Execution Time from
MEMORY MAPPED REGISTERS
The memory mapped register (MMR) space is mapped into the
upper two pages of the memory array and accessed by indirect
addressing through the ARM7 banked registers.
The MMR space provides an interface between the CPU and all
on-chip peripherals. All registers, except the core registers, reside
in the MMR area. All shaded locations shown in Figure 11 are
unoccupied or reserved locations and should not be accessed by
user software. Table 10 through Table 27 provide the complete
MMR memory maps.
The access time reading or writing an MMR depends on the
advanced microcontroller bus architecture (AMBA) bus used
to access the peripheral. The processor has two AMBA buses:
advanced high performance bus (AHB) used for system modules
and advanced peripheral bus (APB) used for a lower performance
peripheral. Access to the AHB is one cycle, and access to the
APB is two cycles. All peripherals on the ADuC7121 are on the
APB except the Flash/EE memory and the GPIOs.
RESERVED
0x00080000
FLASH/EE
RESERVED
0x00041FFF
0x00040000
SRAM
0xFFFF0000
0xFFFFFFFF
MMRs
0x0001FFFF
0x00000000
0x0009F800
RESERVED
REMAPPABLE MEMORY SPACE
(FLASH/EE OR SRAM)
09492-
009
BIT 31
BYTE 2
A
6
2
.
BYTE 3
B
7
3
.
BYTE 1
9
5
1
.
BYTE 0
8
4
0
.
BIT 0
32 BITS
0xFFFFFFFF
0x00000004
0x00000000
09492-
010
相关PDF资料
PDF描述
EVAL-ADUC7126QSPZ BOARD EVALUATION FOR ADUC7126
REC5-243.3SRWZ/H4/A CONV DC/DC 5W 9-36VIN 3.3VOUT
EVAL-ADUC7023QSPZ KIT DEV FOR ADUC7023 QUICK START
RPS-1K-6-250/2.0-9 HEAT SHRINK SLEEVE
ECM30DCWH CONN EDGECARD 60POS DIP .156 SLD
相关代理商/技术参数
参数描述
EVALADUC7121QSPZU1 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits)
EVAL-ADUC7122QSPZ 功能描述:BOARD EVALUATION FOR ADUC7122 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVAL-ADUC7124QSPZ 功能描述:BOARD EVALUATION FOR ADUC7124 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVAL-ADUC7126QSPZ 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVAL-ADUC7128QSPZ 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA