- 您现在的位置：买卖IC网 > PDF目录17109 > EVAL-ADUC7124QSPZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC7124 PDF资料下载
参数资料
| 型号： | EVAL-ADUC7124QSPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 97/108页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADUC7124 |
| 设计资源： | EVAL-ADUC7124 Schematic ADUC7124 Eval Brd Gerber Files |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 类型： | MCU |
| 适用于相关产品： | ADUC7124 |
| 所含物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页当前第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
Data Sheet
ADuC7124/ADuC7126
Rev. C | Page 89 of 108
FIQVEC Register
The FIQ interrupt vector register, FIQVEC, points to a memory
address containing a pointer to the interrupt service routine of
the currently active FIQ. This register should be read only when
an FIQ occurs and FIQ interrupt nesting has been enabled by
setting Bit 1 of the IRQCONN register.
Name:
FIQVEC
Address:
0xFFFF011C
Default Value:
0x00000000
Access:
Read only
Table 136. FIQVEC MMR Bit Descriptions
Bit
Type
Initial
Value
Description
[31:23]
R
0
Always read as 0.
[22:7]
R/W
0
IRQBASE register value.
[6:2]
0
Highest priority source. This is a
value between 0 and 27,
representing the currently active
interrupt source. The interrupts are
listed in Table 126. For example, if
the highest currently active FIQ is
Timer2, then these bits are [00100].
[1:0]
0
Reserved.
FIQSTAN Register
If IRQCONN Bit 1 is asserted and FIQVEC is read, one of the
FIQSTAN[7:0] bits is asserted. The bit that asserts depends on
the priority of the FIQ. If the FIQ is of Priority 0, Bit 0 asserts, if
Priority 1, Bit 1 asserts, and so forth.
When a bit is set in this register all interrupts of that priority
and lower are blocked.
To clear a bit in this register, all bits of a higher priority must be
cleared first. It is possible to clear only one bit at a time. For
example, if this register is set to 0x09, then writing 0xFF
changes the register to 0x08 and writing 0xFF a second time
changes the register to 0x00.
Name:
FIQSTAN
Address:
0xFFFF013C
Default Value:
0x00000000
Access:
Read/write
Table 137. FIQSTAN MMR Bit Descriptions
Bit
Name
Description
31:8
Reserved. These bits are reserved and should
not be written to.
7:0
Setting this bit to 1 enables nesting of FIQ
interrupts. Clearing this bit means no nesting
or prioritization of FIQs is allowed.
External Interrupts and PLA interrupts
The ADuC7124/ADuC7126 provide up to four external
interrupt sources and two PLA interrupt sources. These
external interrupts can be individually configured as level or
rising/falling edge triggered.
To enable the external interrupt source or the PLA interrupt
source, the appropriate bit must first be set in the FIQEN or
IRQEN register. To select the required edge or level to trigger
on, the IRQCONE register must be appropriately configured.
To properly clear an edge-based external IRQ interrupt or an
edge-based PLA interrupt, set the appropriate bit in the IRQCLRE
register.
IRQCONE Register
Name:
IRQCONE
Address:
0xFFFF0034
Default Value:
0x00000000
Access:
Read/write
Table 138. IRQCONE MMR Bit Descriptions
Bit
Value
Name
Description
[31:12]
Reserved. These bits are reserved and should not be written to.
[11:10]
11
PLA1SRC[1:0]
PLA IRQ1 triggers on falling edge.
10
PLA IRQ1 triggers on rising edge.
01
PLA IRQ1 triggers on low level.
00
PLA IRQ1 triggers on high level.
[9:8]
11
IRQ3SRC[1:0]
External IRQ3 triggers on falling edge.
10
External IRQ3 triggers on rising edge.
01
External IRQ3 triggers on low level.
00
External IRQ3 triggers on high level.
相关PDF资料 |
PDF描述 |
|---|---|
| ECM30DCWN | CONN EDGECARD 60POS DIP .156 SLD |
| EVAL-ADUC7121QSPZ | BOARD EVALUATION FOR ADUC7121 |
| EVAL-ADUC7126QSPZ | BOARD EVALUATION FOR ADUC7126 |
| REC5-243.3SRWZ/H4/A | CONV DC/DC 5W 9-36VIN 3.3VOUT |
| EVAL-ADUC7023QSPZ | KIT DEV FOR ADUC7023 QUICK START |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADUC7126QSPZ | 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| EVAL-ADUC7128QSPZ | 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7128QSPZ2 | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC |
| EVAL-ADUC7129QSPZ | 制造商:Analog Devices 功能描述:- Bulk |
| EVAL-ADUC812QS | 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
发布紧急采购，3分钟左右您将得到回复。