参数资料
型号: EVAL-ADUC7124QSPZ
厂商: Analog Devices Inc
文件页数: 32/108页
文件大小: 0K
描述: BOARD EVALUATION FOR ADUC7124
设计资源: EVAL-ADUC7124 Schematic
ADUC7124 Eval Brd Gerber Files
标准包装: 1
系列: MicroConverter® ADuC7xxx
类型: MCU
适用于相关产品: ADUC7124
所含物品:
Data Sheet
ADuC7124/ADuC7126
Rev. C | Page 3 of 108
REVISION HISTORY
5/12—Rev. B to Rev. C
Changed bit to byte in General Description Section....................4
Changes to Table 2 and Table 3 .......................................................8
Changes to Table 4 and to Figure 2 and Figure 3 ..........................9
Changes to Table 5 and Figure 4....................................................10
Changes to Table 6 and Figure 5....................................................11
Changes Table 7 and Figure 6 ........................................................12
Changes to Pin 50 and Pin 51 in Table 9......................................14
Changes to Serial Downloading (In-Circuit Programming)
Section...............................................................................................44
Changes to Table 77 ........................................................................57
Changes to Table 78 ........................................................................58
Changes to Table 90 ........................................................................60
Changes to Normal 450 UART Baud Rate Generation
Section...............................................................................................61
Changes to Serial Peripheral Interface Section ...........................66
Added equation to Timers Section and added Hr: Min: Sec
1/128 Format Section......................................................................91
Changes to Figure 69 ................................................................... 103
Updated Outline Dimensions..................................................... 104
Changes to Ordering Guide........................................................ 105
1/11—Rev A to Rev B
Changes to Table 1 ............................................................................5
10/10—Rev. 0 to Rev. A
Added ADuC7126.............................................................. Universal
Changes to Features Section ............................................................1
Moved Figure 1 ..................................................................................1
Changes to Figure 1...........................................................................1
Changes to General Description Section .......................................4
Changes to Voltage Output at 25°C, Voltage TC, IOVDD Current
in Active Mode, and IOVDD Current in Pause Mode Parameters,
Table 1 .................................................................................................5
Change to Table 8 ............................................................................13
Changed REFGND to GNDREF ......................................................13
Changes to Figure 7 and Table 9....................................................14
Added Figure 8 and Table 10; Renumbered Sequentially ..........18
Change to Figure 17 Caption.........................................................25
Change to Memory Mapped Registers Section ...........................29
Change to Figure 26 ........................................................................30
Changes to Table 18 ........................................................................32
Changes to Table 21 ........................................................................33
Changes to Table 22 ........................................................................34
Moved Table 25................................................................................35
Change to Table 25 ..........................................................................35
Added Table 26 ................................................................................35
Change to Table 27 ..........................................................................36
Changes to Temperature Sensor Section......................................42
Deleted Table 59; Renumbered Sequentially ...............................43
Added Downloading (In-Circuit Programming) via I2
C Section ..........................................................................................44
Change to JTAG Access Section and Table 37.............................45
Changes to Table 45 ........................................................................46
Changes to RSTCFG Register Section..........................................49
Deleted Table 72 and Table 75 .......................................................49
Deleted Table 78 ..............................................................................50
Changes to DAC Section, Table 62, and Table 64 .......................51
Changes to References to ADC and the DACs Setion, Table 66,
Configuring DAC Buffers in Op Amp Mode Section,
DACBCFG Register Section, and Table 67..................................52
Added DACBKEY1 Register Section and DACBKEY2 Register
Section ..............................................................................................53
Changes to Table 69 and Figure 45 ...............................................54
Changes to and External Crystal Selection and External Clock
Selection ...........................................................................................55
Changes to PLLCON Register and POWCON0 Register
Section ..............................................................................................56
Changes to Table 78 ........................................................................58
Changes to Table 81 ........................................................................59
Changes to Table 84 and Table 90 .................................................60
Changes to Table 93, COM0FCR Register Section, COM1FCR
Register Section, and Table 94.......................................................63
Changes to Serial Peripheral Interface Section ...........................66
Change to SPI Registers Section....................................................67
Changes to SPIDIV Register Section and Table 101 ..................68
Change to I2C Master Transmit Register Section .......................73
Change to Table 109........................................................................74
Change to I2C Slave Status Registers Section ..............................75
Change to Table 113........................................................................79
Changes to Table 114 Title and Figure 50....................................80
Change to IRQCLRE Register Register .......................................90
Change to Figure 54........................................................................92
Changes to Table 141, T1CLRI Register Section, and T1CAP
Register Section ...............................................................................93
Changes to Table 143 ......................................................................94
Added External Memory Interfacting Section, Table 145,
Table 146, and Figure 57.................................................................96
Added XMCFG Register Section, Table 147, Table 148,
Table 149, and Table 150 ................................................................97
Added Figure 58 and Figure 59 .....................................................98
Added Figure 60 and Figure 61 .....................................................99
Changes to Figure 62 to Figure 65 ..............................................100
Changes to Figure 67 and Figure 68 ...........................................101
Change to Power-On Reset Operation Section and
Figure 69.........................................................................................102
Added Figure 71 ............................................................................103
Changes to Ordering Guide.........................................................104
9/10—Revision 0: Initial Version
相关PDF资料
PDF描述
ECM30DCWN CONN EDGECARD 60POS DIP .156 SLD
EVAL-ADUC7121QSPZ BOARD EVALUATION FOR ADUC7121
EVAL-ADUC7126QSPZ BOARD EVALUATION FOR ADUC7126
REC5-243.3SRWZ/H4/A CONV DC/DC 5W 9-36VIN 3.3VOUT
EVAL-ADUC7023QSPZ KIT DEV FOR ADUC7023 QUICK START
相关代理商/技术参数
参数描述
EVAL-ADUC7126QSPZ 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVAL-ADUC7128QSPZ 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
EVAL-ADUC7128QSPZ2 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
EVAL-ADUC7129QSPZ 制造商:Analog Devices 功能描述:- Bulk
EVAL-ADUC812QS 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM