参数资料
型号: EVAL-ADUC7124QSPZ
厂商: Analog Devices Inc
文件页数: 5/108页
文件大小: 0K
描述: BOARD EVALUATION FOR ADUC7124
设计资源: EVAL-ADUC7124 Schematic
ADUC7124 Eval Brd Gerber Files
标准包装: 1
系列: MicroConverter® ADuC7xxx
类型: MCU
适用于相关产品: ADUC7124
所含物品:
ADuC7124/ADuC7126
Data Sheet
Rev. C | Page 102 of 108
GROUNDING AND BOARD LAYOUT
RECOMMENDATIONS
As with all high resolution data converters, special attention
must be paid to grounding and PC board layout of the
ADuC7124/ADuC7126-based designs to achieve optimum
performance from the ADCs and DAC.
Although the part has separate pins for analog and digital ground
(AGND and IOGND), the user must not tie these to two sepa-
rate ground planes unless the two ground planes are connected
very close to the part. This is illustrated in the simplified example
shown in Figure 66a. In systems where digital and analog
ground planes are connected together somewhere else (at the
power supply of the system, for example), the planes cannot be
reconnected near the part because a ground loop results. In these
cases, tie all the ADuC7124/ADuC7126 AGND and IOGND
pins to the analog ground plane, as illustrated in Figure 66b.
In systems with only one ground plane, ensure that the digital
and analog components are physically separated onto separate
halves of the board so that digital return currents do not flow
near analog circuitry (and vice versa).
The ADuC7124/ADuC7126 can then be placed between the
digital and analog sections, as illustrated in Figure 66c.
09
12
3-
0
47
a.
PLACE ANALOG
COMPONENTS HERE
PLACE DIGITAL
COMPONENTS HERE
AGND
DGND
b.
PLACE ANALOG
COMPONENTS
HERE
PLACE DIGITAL
COMPONENTS HERE
AGND
DGND
c.
PLACE ANALOG
COMPONENTS HERE
PLACE DIGITAL
COMPONENTS HERE
DGND
Figure 66. System Grounding Schemes
In all of these scenarios, and in more complicated real-life
applications, the users should pay particular attention to the
flow of current from the supplies and back to ground. Make
sure the return paths for all currents are as close as possible to
the paths the currents took to reach their destinations.
For example, do not power components on the analog side (as
seen in Figure 66b) with IOVDD because that forces return
currents from IOVDD to flow through AGND. Avoid digital
currents flowing under analog circuitry, which can occur if a
noisy digital chip is placed on the left half of the board (shown
in Figure 66c). If possible, avoid large discontinuities in the
ground plane(s), such as those formed by a long trace on the same
layer, because they force return signals to travel a longer path.
In addition, make all connections to the ground plane directly,
with little or no trace separating the pin from its via to ground.
When connecting fast logic signals (rise/fall time < 5 ns) to any of
the ADuC7124/ADuC7126 digital inputs, add a series resistor to
each relevant line to keep rise and fall times longer than 5 ns at
the input pins of the part. A value of 100 Ω or 200 Ω is usually
sufficient to prevent high speed signals from coupling capaci-
tively into the part and affecting the accuracy of ADC conversions.
CLOCK OSCILLATOR
The clock source for the ADuC7124/ADuC7126 can be generated
by the internal PLL or by an external clock input. To use the
internal PLL, connect a 32.768 kHz parallel resonant crystal
between XCLKI and XCLKO, and connect a capacitor from
each pin to ground as shown in Figure 67. The crystal allows the
PLL to lock correctly to give a frequency of 41.78 MHz. If no
external crystal is present, the internal oscillator is used to give
a typical frequency of 32.768 kHz ± 3%.
09123
-048
ADuC7124/
ADuC7126
TO
INTERNAL
PLL
12pF
XCLKI
32.768kHz
12pF
XCLKO
Figure 67. External Parallel Resonant Crystal Connections
To use an external source clock input instead of the PLL (see
Figure 68), Bit 1 and Bit 0 of PLLCON must be modified. The
external clock uses P0.7 and XCLK.
09123
-049
ADuC7124/
ADuC7126
TO
FREQUENCY
DIVIDER
XCLKO
XCLKI
XCLK
EXTERNAL
CLOCK
SOURCE
Figure 68. Connecting an External Clock Source
Using an external clock source, the ADuC7124/ADuC7126
specified operational clock speed range is 50 kHz to 41.78 MHz
± 1%, which ensures correct operation of the analog peripherals
and Flash/EE.
相关PDF资料
PDF描述
ECM30DCWN CONN EDGECARD 60POS DIP .156 SLD
EVAL-ADUC7121QSPZ BOARD EVALUATION FOR ADUC7121
EVAL-ADUC7126QSPZ BOARD EVALUATION FOR ADUC7126
REC5-243.3SRWZ/H4/A CONV DC/DC 5W 9-36VIN 3.3VOUT
EVAL-ADUC7023QSPZ KIT DEV FOR ADUC7023 QUICK START
相关代理商/技术参数
参数描述
EVAL-ADUC7126QSPZ 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVAL-ADUC7128QSPZ 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
EVAL-ADUC7128QSPZ2 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
EVAL-ADUC7129QSPZ 制造商:Analog Devices 功能描述:- Bulk
EVAL-ADUC812QS 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM