收藏本站
参数资料
型号： EVAL-ADUC7122QSPZ
厂商： Analog Devices Inc
文件页数： 49/96页
文件大小： 0K
描述： BOARD EVALUATION FOR ADUC7122
设计资源： EVAL-ADUC7122 Schematic
ADUC7122 Gerber Files
ADUC7122 BOM
标准包装： 1
系列： MicroConverter® ADuC7xxx
类型： MCU
适用于相关产品： ADUC7122
所含物品： 板
ADuC7122
Rev. 0 | Page 53 of 96
Table 85. GPxPAR Register
Name
Address
Default Value
Access
GP0PAR
0xFFFF0D2C
0x20000000
R/W
GP1PAR
0xFFFF0D3C
0x00000000
R/W
GP2PAR
0xFFFF0D4C
0x00000000
R/W
GP3PAR
0xFFFF0D5C
0x00222222
R/W
GPxPAR programs the parameters for Port 0, Port 1, Port 2, and
Port 3. Note that the GPxDAT MMR must always be written
after changing the GPxPAR MMR.
Table 86. GPxPAR MMR Bit Designations
Bit
Description
31:29
Reserved
28
Pull-up disable Px.7 pin
27:25
Reserved
24
Pull-up disable Px.6 pin
23:21
Reserved
20
Pull-up disable Px.5 pin
19:17
Reserved
16
Pull-up disable Px.4 pin
15:13
Reserved
12
Pull-up disable Px.3 pin
11:9
Reserved
8
Pull-up disable Px.2 pin
7:5
Reserved
4
Pull-up disable Px.1 pin
3:1
Reserved
0
Pull-up disable Px.0 pin
Table 87. GPxDAT Register
Name
Address
Default Value
Access
GP0DAT
0xFFFF0D20
0x000000XX
R/W
GP1DAT
0xFFFF0D30
0x000000XX
R/W
GP2DAT
0xFFFF0D40
0x000000XX
R/W
GP3DAT
0xFFFF0D50
0x000000XX
R/W
GPxDAT is a Port x configuration and data register. It configures
the direction of the GPIO pins of Port x, sets the output value
for the pins configured as outputs, and receives and stores the
input value of the pins configured as inputs.
Table 88. GPxDAT MMR Bit Designations
Bit
Description
31:24
Direction of the data.
Set to 1 by the user to configure the GPIO pin as an output.
Cleared to 0 by user to configure the GPIO pin as an input.
23:16
Port x data output.
15:8
Reflect the state of Port x pins at reset (read only).
7:0
Port x data input (read only).
Table 89. GPxSET Register
Name
Address
Default Value
Access
GP0SET
0xFFFF0D24
0x000000XX
W
GP1SET
0xFFFF0D34
0x000000XX
W
GP2SET
0xFFFF0D44
0x000000XX
W
GP3SET
0xFFFF0D54
0x000000XX
W
Table 90. GPxSET MMR Bit Designations
Bit
Description
31: 24
Reserved.
23:16
Data Port x set bit.
Set to 1 by the user to set bit on Port x; also sets the
corresponding bit in the GPxDAT MMR.
Cleared to 0 by the user; does not affect the data output.
15: 0
Reserved.
GPxSET is a data set Port x register.
Table 91. GPxCLR Register
Name
Address
Default Value
Access
GP0CLR
0xFFFF0D28
0x000000XX
W
GP1CLR
0xFFFF0D38
0x000000XX
W
GP2CLR
0xFFFF0D48
0x000000XX
W
GP3CLR
0xFFFF0D58
0x000000XX
W
GPxCLR is a data clear Port x register.
Table 92. GPxCLR MMR Bit Designations
Bit
Description
31:24
Reserved.
23:16
Data Port x clear bit.
Set to 1 by the user to clear bit on Port x; also clears
the corresponding bit in the GPxDAT MMR.
Cleared to 0 by the user; does not affect the data
output.
15:0
Reserved.
Open-collector functionality is available on the following GPIO
pins: P1.7, P1.6, P2.x, and P3.x. Open-collector functionality can be
configured using GP1OCE[7:6], GP2OCE[7:0], and GP3OCE[7:0].
Table 93. GPxOCE MMR Bit Designations
Bit
Description
31:8
Reserved.
7
GPIO Px.7 open-collector enable
Set to 1 by the user to enable open-collector
Set to 0 by the user to disable open collector
6
GPIO Px.6 open-collector enable
Set to 1 by the user to enable open-collector
Set to 0 by the user to disable open-collector
5
GPIO Px.5 open-collector enable
Set to 1 by the user to enable open-collector
Set to 0 by the user to disable open-collector
4
GPIO Px.4 open-collector enable
Set to 1 by the user to enable open-collector
Set to 0 by the user to disable open-collector
3
GPIO Px.3 open-collector enable
Set to 1 by the user to enable open-collector
Set to 0 by the user to disable open-collector
2
GPIO Px.2 open-collector enable
Set to 1 by the user to enable open-collector
Set to 0 by the user to disable open-collector
1
GPIO Px.1 open-collector enable
Set to 1 by the user to enable open-collector
Set to 0 by the user to disable open-collector
0
GPIO Px.0 open-collector enable
Set to 1 by the user to enable open-collector
Set to 0 by the user to disable open-collector
相关PDF资料
PDF描述
EVAL-ADUC7124QSPZ BOARD EVALUATION FOR ADUC7124
ECM30DCWN CONN EDGECARD 60POS DIP .156 SLD
EVAL-ADUC7121QSPZ BOARD EVALUATION FOR ADUC7121
EVAL-ADUC7126QSPZ BOARD EVALUATION FOR ADUC7126
REC5-243.3SRWZ/H4/A CONV DC/DC 5W 9-36VIN 3.3VOUT
相关代理商/技术参数
参数描述
EVAL-ADUC7124QSPZ 功能描述:BOARD EVALUATION FOR ADUC7124 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVAL-ADUC7126QSPZ 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVAL-ADUC7128QSPZ 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
EVAL-ADUC7128QSPZ2 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
EVAL-ADUC7129QSPZ 制造商:Analog Devices 功能描述:- Bulk
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*