- 您现在的位置：买卖IC网 > PDF目录17109 > EVAL-ADUC7023QSPZ (Analog Devices Inc)KIT DEV FOR ADUC7023 QUICK START PDF资料下载
参数资料
| 型号： | EVAL-ADUC7023QSPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 85/96页 |
| 文件大小： | 0K |
| 描述： | KIT DEV FOR ADUC7023 QUICK START |
| 标准包装： | 1 |
| 类型： | MCU |
| 适用于相关产品： | ARM7TDMI |
| 所含物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页当前第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
ADuC7023
Data Sheet
| Page 86 of 96
Timer2 (Watchdog Time)
Timer2 has two modes of operation: normal mode and watchdog
mode. The watchdog timer is used to recover from an illegal
software state. When enabled, it requires periodic servicing to
prevent it from forcing a processor reset.
Normal Mode
Timer2 in normal mode is identical to Timer0, except for the
clock source and the count-up functionality. The clock source is
32 kHz from the PLL and can be scaled by a factor of 1, 16, or
256 (see Figure 44).
08675-
038
32.768kHz
PRESCALER
1, 4, 16, OR 256
16-BIT
UP/DOWN
COUNTER
16-BIT
LOAD
TIMER2
VALUE
TIMER2 IRQ
WATCHDOG RESET
Figure 44. Timer2 Block Diagram
Watchdog Mode
Watchdog mode is entered by setting Bit 5 in the T2CON MMR.
Timer2 decreases from the value present in the T2LD register
until 0. T2LD is used as the timeout. The maximum timeout can
be 512 sec using the prescaler/256, and full-scale in T2LD. Timer3
is clocked by the internal 32 kHz crystal when operating in the
watchdog mode. To enter watchdog mode successfully, Bit 5 in
the T2CON MMR must be set after writing to the T2LD MMR.
If the timer reaches 0, a reset or an interrupt occurs, depending
on Bit 1 in the T2CON register. To avoid reset or interrupt, any
value must be written to T2CLRI before the expiration period. This
reloads the counter with T2LD and begins a new timeout period.
When watchdog mode is entered, T2LD and T2CON are write-
protected. These two registers cannot be modified until a reset
clears the watchdog enable bit, which causes Timer2 to exit
watchdog mode.
The Timer2 interface consists of four MMRs: T2LD, T2VAL,
T2CON, and T2CLRI.
T2LD Register
Name:
T2LD
Address: 0xFFFF0360
Default
value:
0x0000
Access:
Read/write
T2LD is a 16-bit register load register that holds the 16-bit value
that is loaded into the counter.
T2VAL Register
Name:
T2VAL
Address: 0xFFFF0364
Default
value:
0xFFFF
Access:
Read
T2VAL is a 16-bit read-only register that represents the current
state of the counter.
T2CON Register
Name:
T2CON
Address: 0xFFFF0368
Default
value:
0x0000
Access:
Read/write
T2CON is the configuration MMR described in Table 104.
Table 104. T2CON MMR Bit Descriptions
Bit
Value
Description
15 to 9
Reserved.
8
Count up.
This bit is set by the user for Timer2 to count up.
This bit is cleared by the user for Timer2 to
count down by default.
7
Timer2 enable bit.
This bit is set by the user to enable Timer2. This
bit is cleared by user to disable Timer2 by
default.
6
Timer2 mode.
This bit is set by user to operate in periodic
mode.
This bit is cleared by the user to operate in free-
running mode. Default mode.
5
Watchdog mode enable bit.
This bit is set by the user to enable watchdog
mode.
This bit is cleared by the user to disable
watchdog mode by default.
4
Secure clear bit.
This bit is set by the user to use the secure clear
option.
This bit is cleared by the user to disable the
secure clear option by default.
3 to 2
Prescale.
00
Source clock/1 by default.
01
Source clock/16.
10
Source clock/256.
11
Undefined. Equivalent to 00.
1
Watchdog IRQ Option Bit.
This bit is set by the user to produce an IRQ
instead of a reset when the watchdog reaches 0.
This bit is cleared by the user to disable the IRQ
option.
0
Reserved.
Rev. E
相关PDF资料 |
PDF描述 |
|---|---|
| RPS-1K-6-250/2.0-9 | HEAT SHRINK SLEEVE |
| ECM30DCWH | CONN EDGECARD 60POS DIP .156 SLD |
| SC43B-3R3 | INDUCTOR SMD 3.3UH 1.44A 7.96MHZ |
| EVAL-ADUC842QSPZ | KIT DEV QUICK START ADUC842 |
| EVAL-ADUC841QSPZ | KIT DEV QUICK START ADUC841 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADUC7023QSPZ1 | 功能描述:BOARD EVAL FOR ADUC7023 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADuC7023QSPZ2 | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler |
| EVALADUC7023QSPZU1 | 制造商:Analog Devices 功能描述: |
| EVAL-ADUC7024QS | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk |
| EVAL-ADUC7024QS-U2 | 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。