参数资料
型号: EVAL-ADUC7023QSPZ
厂商: Analog Devices Inc
文件页数: 70/96页
文件大小: 0K
描述: KIT DEV FOR ADUC7023 QUICK START
标准包装: 1
类型: MCU
适用于相关产品: ARM7TDMI
所含物品:
ADuC7023
Data Sheet
| Page 72 of 96
Table 85. PWMCON1 MMR Bit Designations
Bit
Name
Description
14
SYNC
Enables PWM synchronization.
Set to 1 by the user so that all PWM counters are reset on the next clock edge after the detection of a high-to-low
transition on the P2.2/SYNC pin.
Cleared by the user to ignore transitions on the P2.2/SYNC pin.
13
Reserved
Set to 0 by the user.
12
PWM3INV
Set to 1 by the user to invert PWM3.
Cleared by the user to use PWM3 in normal mode.
11
PWM1INV
Set to 1 by the user to invert PWM1.
Cleared by the user to use PWM1 in normal mode.
10
PWMTRIP
Set to 1 by the user to enable PWM trip interrupt. When the PWM trip input (Pin P1.5/PWMTRIPINPUT) is low, the
PWMEN bit is cleared and an interrupt is generated.
Cleared by the user to disable the PWMTRIP interrupt.
9
ENA
If HOFF = 0 and HMODE = 1. Note that, if not in H-bridge mode, this bit has no effect.
Set to 1 by the user to enable PWM outputs.
Cleared by the user to disable PWM outputs.
If HOFF = 1 and HMODE = 1, see Table 86.
8 to 6
PWMCP[2:0]
PWM clock prescaler bits. Sets the UCLK divider.
[000] = UCLK/2.
[001] = UCLK/4.
[010] = UCLK/8.
[011] = UCLK/16.
[100] = UCLK/32.
[101] = UCLK/64.
[110] = UCLK/128.
[111] = UCLK/256.
5
POINV
Set to 1 by the user to invert all PWM outputs.
Cleared by the user to use PWM outputs as normal.
4
HOFF
High side off.
Set to 1 by the user to force PWM0 and PWM2 outputs high. This also forces PWM1 and PWM3 low.
Cleared by the user to use the PWM outputs as normal.
3
LCOMP
Load compare registers.
Set to 1 by the user to load the internal compare registers with the values in PWMxCOMx on the next transition of
the PWM timer from 0x00 to 0x01.
Cleared by the user to use the values previously stored in the internal compare registers.
2
DIR
Direction control.
Set to 1 by the user to enable PWM0 and PWM1 as the output signals while PWM2 and PWM3 are held low.
Cleared by the user to enable PWM2 and PWM3 as the output signals while PWM0 and PWM1 are held low.
1
HMODE
Enables H-bridge mode.1
Set to 1 by the user to enable H-bridge mode.
Cleared by the user to operate the PWMs in standard mode.
0
PWMEN
Set to 1 by the user to enable all PWM outputs.
Cleared by the user to disable all PWM outputs.
1 In H-bridge mode, HMODE = 1. See Table 86 to determine the PWM outputs.
Rev. E
相关PDF资料
PDF描述
RPS-1K-6-250/2.0-9 HEAT SHRINK SLEEVE
ECM30DCWH CONN EDGECARD 60POS DIP .156 SLD
SC43B-3R3 INDUCTOR SMD 3.3UH 1.44A 7.96MHZ
EVAL-ADUC842QSPZ KIT DEV QUICK START ADUC842
EVAL-ADUC841QSPZ KIT DEV QUICK START ADUC841
相关代理商/技术参数
参数描述
EVAL-ADUC7023QSPZ1 功能描述:BOARD EVAL FOR ADUC7023 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
EVAL-ADuC7023QSPZ2 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler
EVALADUC7023QSPZU1 制造商:Analog Devices 功能描述:
EVAL-ADUC7024QS 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk
EVAL-ADUC7024QS-U2 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk