- 您现在的位置：买卖IC网 > PDF目录17109 > EVAL-ADUC7126QSPZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC7126 PDF资料下载
参数资料
| 型号： | EVAL-ADUC7126QSPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 96/108页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADUC7126 |
| 设计资源： | EVAL-ADUC7126 Schematic ADUC7126 Gerber Files |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 类型： | MCU |
| 适用于相关产品： | ADUC7126 |
| 所含物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页当前第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
ADuC7124/ADuC7126
Data Sheet
Rev. C | Page 88 of 108
IRQP2 Register
Name:
IRQP2
Address:
0xFFFF0028
Default Value:
0x00000000
Access:
Read/write
Table 132. IRQP2 MMR Bit Descriptions
Bit
Name
Description
31
Reserved.
[30:28]
IRQ3PI
A priority level of 0 to 7 can be set for IRQ3.
27
Reserved.
[26:24]
IRQ2PI
A priority level of 0 to 7 can be set for IRQ2.
23
Reserved.
[22:20]
PLA0PI
A priority level of 0 to 7 can be set for PLA
IRQ0.
19
Reserved.
[18:16]
IRQ1PI
A priority level of 0 to 7 can be set for IRQ1.
15
Reserved.
[14:12]
PSMPI
A priority level of 0 to 7 can be set for the
power supply monitor interrupt source.
11
Reserved.
[10:8]
COMPI
A priority level of 0 to 7 can be set for the
comparator.
7
Reserved.
[6:4]
IRQ0PI
A priority level of 0 to 7 can be set for IRQ0.
3
Reserved.
[2:0]
SPIPI
A priority level of 0 to 7 can be set for SPI.
IRQP3 Register
Name:
IRQP3
Address:
0xFFFF002C
Default Value:
0x00000000
Access:
Read/write
Table 133. IRQP3 MMR Bit Descriptions
Bit
Name
Description
[31:7]
Reserved.
[6:4]
PWMPI
A priority level of 0 to 7 can be set for PWM.
3
Reserved.
[2:0]
PLA1PI
A priority level of 0 to 7 can be set for PLA
IRQ1.
IRQCONN Register
The IRQCONN register is the IRQ and FIQ control register. It
contains two active bits: the first to enable nesting and prioritiza-
tion of IRQ interrupts and the other to enable nesting and
prioritization of FIQ interrupts.
If these bits are cleared, FIQs and IRQs can still be used, but it is
not possible to nest IRQs or FIQs, nor is it possible to set an
interrupt source priority level. In this default state, an FIQ does
have a higher priority than an IRQ.
Name:
IRQCONN
Address:
0xFFFF0030
Default Value:
0x00000000
Access:
Read/write
Table 134. IRQCONN MMR Bit Descriptions
Bit
Name
Description
31:2
Reserved. These bits are reserved and should
not be written to.
1
ENFIQN
Setting this bit to 1 enables nesting of FIQ
interrupts. Clearing this bit means no nesting
or prioritization of FIQs is allowed.
0
ENIRQN
Setting this bit to 1 enables nesting of IRQ
interrupts. Clearing this bit means no nesting
or prioritization of IRQs is allowed.
IRQSTAN Register
If IRQCONN Bit 0 is asserted and IRQVEC is read, one of the
IRQSTAN[7:0] bits is asserted. The bit that asserts depends on
the priority of the IRQ. If the IRQ is of Priority 0, then Bit 0
asserts, if Priority 1, then Bit 1 asserts, and so on. When a bit is
set in this register, all interrupts of that priority and lower are
blocked.
To clear a bit in this register, all bits of a higher priority must be
cleared first. It is only possible to clear one bit at a time. For
example, if this register is set to 0x09, writing 0xFF changes the
register to 0x08, and writing 0xFF a second time changes the
register to 0x00.
Name:
IRQSTAN
Address:
0xFFFF003C
Default Value:
0x00000000
Access:
Read/write
Table 135. IRQSTAN MMR Bit Descriptions
Bit
Name
Description
31:8
Reserved. These bits are reserved and should
not be written to.
7:0
Setting these bits to 1 enables nesting of FIQ
interrupts. Clearing these bits means no
nesting or prioritization of FIQs is allowed.
相关PDF资料 |
PDF描述 |
|---|---|
| REC5-243.3SRWZ/H4/A | CONV DC/DC 5W 9-36VIN 3.3VOUT |
| EVAL-ADUC7023QSPZ | KIT DEV FOR ADUC7023 QUICK START |
| RPS-1K-6-250/2.0-9 | HEAT SHRINK SLEEVE |
| ECM30DCWH | CONN EDGECARD 60POS DIP .156 SLD |
| SC43B-3R3 | INDUCTOR SMD 3.3UH 1.44A 7.96MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADUC7128QSPZ | 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7128QSPZ2 | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC |
| EVAL-ADUC7129QSPZ | 制造商:Analog Devices 功能描述:- Bulk |
| EVAL-ADUC812QS | 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
| EVAL-ADUC812QSP | 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter㈢, Multichannel 12-Bit ADC with Embedded Flash MCU |
发布紧急采购，3分钟左右您将得到回复。