参数资料
型号: EVAL-ADUC7126QSPZ
厂商: Analog Devices Inc
文件页数: 81/108页
文件大小: 0K
描述: BOARD EVALUATION FOR ADUC7126
设计资源: EVAL-ADUC7126 Schematic
ADUC7126 Gerber Files
标准包装: 1
系列: MicroConverter® ADuC7xxx
类型: MCU
适用于相关产品: ADUC7126
所含物品:
ADuC7124/ADuC7126
Data Sheet
Rev. C | Page 74 of 108
I2C Address 1 Register
Name:
I2C0ADR1, I2C1ADR1
Address:
0xFFFF081C, 0xFFFF091C
Default Value:
0x00
Access:
Read/write
Function:
This 8-bit MMR is used in 10-bit addressing
mode only. This register contains the least
significant byte of the address.
Table 107. I2CxADR1 MMR in 10-Bit Address Mode
Bit
Name
Description
[7:0]
I2CLADR
These bits contain ADDR[7:0] in 10-bit
addressing mode.
I2C Master Clock Control Register
Name:
I2C0DIV, I2C1DIV
Address:
0xFFFF0824, 0xFFFF0924
Default Value:
0x1F1F
Access:
Read/write
Function:
This MMR controls the frequency of the I2C
clock generated by the master on to the SCL
pin. For further details, see the I2C section.
Table 108. I2CxDIV MMR
Bit
Name
Description
[15:8]
DIVH
These bits control the duration of the high
period of SCL.
[7:0]
DIVL
These bits control the duration of the low
period of SCL.
I2C Slave Registers
I2C Slave Control Register
Name:
I2C0SCON, I2C1SCON
Address:
0xFFFF0828, 0xFFFF0928
Default Value:
0x0000
Access:
Read/write
Function:
This 16-bit MMR configures the I2C
peripheral in slave mode.
Table 109. I2CxSCON MMR Bit Descriptions
Bit
Name
Description
[15:11]
Reserved.
10
I2CSTXENI
Slave transmit interrupt enable bit.
Set this bit to enable an interrupt after a slave transmits a byte.
Clear this interrupt source.
9
I2CSRXENI
Slave receive interrupt enable bit.
Set this bit to enable an interrupt after the slave receives data.
Clear this interrupt source.
8
I2CSSENI
I2C stop condition detected interrupt enable bit.
Set this bit to enable an interrupt on detecting a stop condition on the I2C bus.
Clear this interrupt source.
7
I2CNACKEN
I2C NACK enable bit.
Set this bit to NACK the next byte in the transmission sequence.
Clear this bit to let the hardware control the ACK/NACK sequence.
6
I2CSSEN
I2C slave SCL stretch enable bit.
Set this bit to 1 to enable clock stretching. When SCL is low, setting this bit forces the device to hold SCL low
until I2CSSEN is cleared. If SCL is high, setting this bit forces the device to hold SCL low after the next falling
edge.
Clear this bit to disable clock stretching.
相关PDF资料
PDF描述
REC5-243.3SRWZ/H4/A CONV DC/DC 5W 9-36VIN 3.3VOUT
EVAL-ADUC7023QSPZ KIT DEV FOR ADUC7023 QUICK START
RPS-1K-6-250/2.0-9 HEAT SHRINK SLEEVE
ECM30DCWH CONN EDGECARD 60POS DIP .156 SLD
SC43B-3R3 INDUCTOR SMD 3.3UH 1.44A 7.96MHZ
相关代理商/技术参数
参数描述
EVAL-ADUC7128QSPZ 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
EVAL-ADUC7128QSPZ2 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
EVAL-ADUC7129QSPZ 制造商:Analog Devices 功能描述:- Bulk
EVAL-ADUC812QS 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM
EVAL-ADUC812QSP 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter㈢, Multichannel 12-Bit ADC with Embedded Flash MCU