- 您现在的位置：买卖IC网 > PDF目录17109 > EVAL-ADUC7126QSPZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC7126 PDF资料下载
参数资料
| 型号： | EVAL-ADUC7126QSPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 71/108页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADUC7126 |
| 设计资源： | EVAL-ADUC7126 Schematic ADUC7126 Gerber Files |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 类型： | MCU |
| 适用于相关产品： | ADUC7126 |
| 所含物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
Data Sheet
ADuC7124/ADuC7126
Rev. C | Page 65 of 108
COM1STA0 Register
Name:
COM1STA0
Address:
0xFFFF0754
Default Value:
0xE0
Access:
Read only
COM1STA0 is the line status register for UART1.
Table 97. COMxSTA0 MMR Bit Descriptions
Bit
Name
Description
11
RX_error
Set automatically if PE, FE, or BI is set.
Cleared automatically when PE, FE, and
BI are cleared .
10
RX_timeout
Only for FIFO mode. Set automatically if
there is at least one byte in the Rx FIFO
and there is no access to the Rx FIFO in
the next 4-byte accessing cycle.
9
RX_triggered
Only for FIFO mode. Set automatically if
the Rx FIFO number exceeds the trigger
level, which is configured by the FIFO
control register COMxFCR[7:5]. Cleared
automatically when the Rx FIFO number
is equal to or less than the trigger level.
8
TX_full
Only for FIFO mode. Set automatically if
Tx FIFO is full. Cleared automatically
when Tx FIFO is not full.
7
TX_half_empty
Only for FIFO mode. Set automatically if
the Tx FIFO is half empty (number of
bytes in Tx FIFO ≤ 8). Cleared automati-
cally when the Tx FIFO received bytes is
more than eight bytes.
6
TEMT
COMxTX empty status bit.
For non-FIFO mode, both THR and TSR
are empty.
For FIFO mode, both Tx FIFO and TSR are
empty.
5
THRE
COMxTX and transmitter shift register
empty.
For non-FIFO mode, transmitter hold
register (THR) empty or the content of
THR has been transferred to the
transmitter shift register (TSR).
For FIFO mode, Tx FIFO is empty, or the
last character in the FIFO has been
transferred to the transmitter shift
register (TSR).
4
BI
Break error.
Set when SINx is held low for more than
the maximum word length.
Cleared automatically.
3
FE
Framing error.
Set when an invalid stop bit occurs.
Cleared automatically.
2
PE
Parity error.
Set when a parity error occurs.
Cleared automatically.
Bit
Name
Description
1
OE
Overrun error.
For non-FIFO mode, set automatically if
data is overwritten before being read.
Cleared automatically.
For FIFO mode, set automatically if an
overrun error has been detected. An
overrun error occurs only after the FIFO
is full and the next character has been
completely received in the shift register.
The new character overwrites the
character in the shift register, but it is
not transferred to the FIFO.
0
DR
Data ready.
For non-FIFO mode, set automatically
when COMxRX is full. Cleared by reading
COMxRX.
For FIFO mode, set automatically when
there is at least one unread byte in the
COMxRX.
COM0STA1 Register
Name:
COM0STA1
Address:
0xFFFF0718
Default Value:
0x00
Access:
Read only
COM0STA1 is a modem status register.
COM1STA1 Register
Name:
COM1STA1
Address:
0xFFFF0758
Default Value:
0x00
Access:
Read only
COM1STA1 is a modem status register.
Table 98. COMxSTA1 MMR Bit Descriptions
Bit
Name
Description
7
DCD
Data carrier detect.
6
RI
Ring indicator.
5
DSR
Data set ready.
4
CTS
Clear to send.
3
DDCD
Delta DCD. Set automatically if DCD changed
state since last COMxSTA1 read. Cleared
automatically by reading COMxSTA1.
2
TERI
Trailing edge RI. Set if RI changed from 0 to 1
since COMxSTA1 last read. Cleared automatically
by reading COMxSTA1.
1
DDSR
Delta DSR. Set automatically if DSR changed state
since COMxSTA1 last read. Cleared automatically
by reading COMxSTA1.
0
DCTS
Delta CTS. Set automatically if CTS changed state
since COMxSTA1 last read. Cleared automatically
by reading COMxSTA1.
相关PDF资料 |
PDF描述 |
|---|---|
| REC5-243.3SRWZ/H4/A | CONV DC/DC 5W 9-36VIN 3.3VOUT |
| EVAL-ADUC7023QSPZ | KIT DEV FOR ADUC7023 QUICK START |
| RPS-1K-6-250/2.0-9 | HEAT SHRINK SLEEVE |
| ECM30DCWH | CONN EDGECARD 60POS DIP .156 SLD |
| SC43B-3R3 | INDUCTOR SMD 3.3UH 1.44A 7.96MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADUC7128QSPZ | 功能描述:KIT DEV FOR ADUC7128 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC7128QSPZ2 | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC |
| EVAL-ADUC7129QSPZ | 制造商:Analog Devices 功能描述:- Bulk |
| EVAL-ADUC812QS | 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
| EVAL-ADUC812QSP | 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter㈢, Multichannel 12-Bit ADC with Embedded Flash MCU |
发布紧急采购，3分钟左右您将得到回复。