参数资料
型号: 440EP
厂商: Applied Micro Circuits Corp.
英文描述: Power PC 440EP Embedded Processor
中文描述: 440EP的Power PC嵌入式处理器
文件页数: 52/84页
文件大小: 541K
代理商: 440EP
56
AMCC Proprietary
440EP – PPC440EP Embedded Processor
Revision 1.26 – April 25, 2007
Data Sheet
NAND Flash Interface
NFALE
Address Latch Enable.
O
Multiplex
NFCE0:3
Chip Enable (multiplexed with the PerCS0:3 signals).
O
Multiplex
NFCLE
Command Latch Enable.
O
Multiplex
NFRdyBusy
Ready/Busy.
Indicates status of device during program erase or page read.
This signal is wire-or connected from all NAND Flash devices.
I
Multiplex
NFREn
Read Enable strobe.
O
Multiplex
NFWEn
Write Enable strobe.
O
Multiplex
Serial Peripheral Interface
SCPClkOut
Clock output.
SCPClkOut, the serial port master clock out, is used to
synchronize all data movement both into and out of the device
through the serial data ports. Normally, data is shifted out on
the rising edge of the clock and shifted in on the negative
edge.
SCPClkOut is also used to shift data into and out of the slave
device. When the SPMODE register is reset, SCPClkOut is
forced to 0.
O3.3V LVTTL
SCPDI
Data In.
Data is received from the connected slave device and is
captured synchronously with SysClk.
I3.3V LVTTL
SCPDO
Data output.
Data is sent to the connected slave device synchronously with
SysClk.
O3.3V LVTTL
Interrupts Interface
IRQ0:4
External interrupt requests 0 through 4.
I/O
3.3V LVTTL
1, 5
IRQ5
External interrupt request 5.
I
3.3V tolerant
2.5V CMOS
1
IRQ6:9
External interrupt requests 6 through 9.
I/O
3.3V LVTTL
1
JTAG Interface
TCK
Test Clock.
I
3.3V LVTTL
w/pull-up
1
TDI
Test Data In.
I
3.3V LVTTL
w/pull-up
4
TDO
Test Data Out.
O
3.3V LVTTL
TMS
Test Mode Select.
I
3.3V LVTTL
w/pull-up
1
TRST
Test Reset.
I
3.3V LVTTL
w/pull-up
5
Table 6. Signal Functional Description (Sheet 7 of 9)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相关PDF资料
PDF描述
440GP Power PC 440GP Embedded Processor
440GRX PowerPC 440GRx Embedded Processor
440GR Power PC 440GR Embedded Processor
440GX Power PC 440GX Embedded Processor
440SPE PowerPC 440SPe Embedded Processor
相关代理商/技术参数
参数描述
440E-P13045 制造商:ALLEN-BRADLEY 制造商全称:Allen-Bradley 功能描述:440H-P03035
440EPX 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PowerPC 440EPx Embedded Processor
440ES001B1434-4 功能描述:环形MIL规格后盖 CRIMIP RING ADPTR DC STRAIGHT RoHS:否 制造商:Amphenol PCD MIL 类型:MIL-DTL-38999 III, IV 系列:AS85049 产品类型:Environmental EMI/RFI Backshells 外壳类型:Straight 外壳大小:18 外壳材质:Aluminum Alloy
440ES031M1633-3B 功能描述:环形MIL规格后盖 BND/SHRNK BOOT ADPTR DC STRAIGHT BAND RoHS:否 制造商:Amphenol PCD MIL 类型:MIL-DTL-38999 III, IV 系列:AS85049 产品类型:Environmental EMI/RFI Backshells 外壳类型:Straight 外壳大小:18 外壳材质:Aluminum Alloy
440ES031M2003-3B 功能描述:环形MIL规格后盖 BND/SHRNK BOOT ADPTR DC STRAIGHT BAND RoHS:否 制造商:Amphenol PCD MIL 类型:MIL-DTL-38999 III, IV 系列:AS85049 产品类型:Environmental EMI/RFI Backshells 外壳类型:Straight 外壳大小:18 外壳材质:Aluminum Alloy