- 您现在的位置：买卖IC网 > PDF目录33779 > 440EP (Applied Micro Circuits Corp.) Power PC 440EP Embedded Processor PDF资料下载
参数资料
| 型号： | 440EP |
| 厂商： | Applied Micro Circuits Corp. |
| 英文描述： | Power PC 440EP Embedded Processor |
| 中文描述： | 440EP的Power PC嵌入式处理器 |
| 文件页数： | 50/84页 |
| 文件大小： | 541K |
| 代理商： | 440EP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
54
AMCC Proprietary
440EP – PPC440EP Embedded Processor
Revision 1.26 – April 25, 2007
Data Sheet
External Master Peripheral Interface
BusReq
Bus Request. Used when the PPC440EP needs to regain
control of peripheral interface from an external master.
O
Multiplex
ExtAck
External Acknowledgement. Used by the PPC440EP to
indicate that a data transfer occurred.
O
Multiplex
ExtReq
External Request. Used by an external master to indicate it is
prepared to transfer data.
I
Multiplex
1, 4
ExtReset
Peripheral Reset. Used by an external master and by
synchronous peripheral slaves.
O3.3V LVTTL
HoldAck
Hold Acknowledge. Used by the PPC440EP to transfer
ownership of peripheral bus to an external master.
O
Multiplex
HoldReq
Hold Request. Used by an external master to request
ownership of the peripheral bus.
I
Multiplex
1, 5
HoldPri
Hold Primary. Used by an external master to indicate the
priority of a given external master tenure.
I
Multiplex
PerClk
Peripheral Clock. Used by an external master and by
synchronous peripheral slaves.
O3.3V LVTTL
UART Peripheral Interface
UARTSerClk
Serial clock input that provides an alternative to the internally
generated serial clock. Used in cases where the allowable
internally generated clock rates are not satisfactory.
I
3.3V LVTTL
1, 4
UARTn_Rx
UART Receive data.
I
3.3V LVTTL
1, 4
UARTn_Tx
UART Transmit data.
O
3.3V LVTTL
4
UARTn_DCD
UART Data Carrier Detect.
I
3.3V LVTTL
6
UARTn_DSR
UART Data Set Ready.
I
3.3V LVTTL
6
UARTn_CTS
UART Clear To Send.
I
3.3V LVTTL
1, 4, 6
UARTn_DTR
UART Data Terminal Ready.
O
3.3V LVTTL
4
UARTn_RTS
UART Request To Send.
O
3.3V LVTTL
4
UARTn_RI
UART Ring Indicator.
I
3.3V LVTTL
1, 4
IIC Peripheral Interface
IIC0SClk
IIC0 Serial Clock.
I/O
3.3V LVTTL
1, 2
IIC0SData
IIC0 Serial Data.
I/O
3.3V LVTTL
1, 2
IIC1SClk
IIC1 Serial Clock.
I/O
Multiplex
IIC1SData
IIC1 Serial Data.
I/O
Multiplex
Table 6. Signal Functional Description (Sheet 5 of 9)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| 440GP | Power PC 440GP Embedded Processor |
| 440GRX | PowerPC 440GRx Embedded Processor |
| 440GR | Power PC 440GR Embedded Processor |
| 440GX | Power PC 440GX Embedded Processor |
| 440SPE | PowerPC 440SPe Embedded Processor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 440E-P13045 | 制造商:ALLEN-BRADLEY 制造商全称:Allen-Bradley 功能描述:440H-P03035 |
| 440EPX | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PowerPC 440EPx Embedded Processor |
| 440ES001B1434-4 | 功能描述:环形MIL规格后盖 CRIMIP RING ADPTR DC STRAIGHT RoHS:否 制造商:Amphenol PCD MIL 类型:MIL-DTL-38999 III, IV 系列:AS85049 产品类型:Environmental EMI/RFI Backshells 外壳类型:Straight 外壳大小:18 外壳材质:Aluminum Alloy |
| 440ES031M1633-3B | 功能描述:环形MIL规格后盖 BND/SHRNK BOOT ADPTR DC STRAIGHT BAND RoHS:否 制造商:Amphenol PCD MIL 类型:MIL-DTL-38999 III, IV 系列:AS85049 产品类型:Environmental EMI/RFI Backshells 外壳类型:Straight 外壳大小:18 外壳材质:Aluminum Alloy |
| 440ES031M2003-3B | 功能描述:环形MIL规格后盖 BND/SHRNK BOOT ADPTR DC STRAIGHT BAND RoHS:否 制造商:Amphenol PCD MIL 类型:MIL-DTL-38999 III, IV 系列:AS85049 产品类型:Environmental EMI/RFI Backshells 外壳类型:Straight 外壳大小:18 外壳材质:Aluminum Alloy |
发布紧急采购，3分钟左右您将得到回复。