参数资料
型号: LT3430IFE-1#PBF
厂商: Linear Technology
文件页数: 21/28页
文件大小: 0K
描述: IC REG BUCK ADJ 3A 16TSSOP
标准包装: 95
类型: 降压(降压)
输出类型: 可调式
输出数: 1
输出电压: 1.2 V ~ 54 V
输入电压: 5.5 V ~ 60 V
PWM 型: 电流模式
频率 - 开关: 100kHz
电流 - 输出: 3A
同步整流器:
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm)裸露焊盘
包装: 管件
供应商设备封装: 16-TSSOP-EP
产品目录页面: 1331 (CN2011-ZH PDF)
LT3430/LT3430-1
APPLICATIONS INFORMATION
min t ON = OUT F
V IN ( OSC )
ings = 0.233W ? 45°C/W = 11°C. The 7V zener should be
sized for excess of 0.233W operaton. The tolerances of
the zener should be considered to ensure minimum V C2
exceeds 3.3V + V DROOP .
Input Voltage vs Operating Frequency Considerations
The absolute maximum input supply voltage for the LT3430/
LT3430-1 is speci?ed at 60V. This is based solely on internal
semiconductor junction breakdown effects. Due to internal
power dissipation, the actual maximum V IN achievable in
a particular application may be less than this.
A detailed theoretical basis for estimating internal power
loss is given in the section, Thermal Considerations. Note
that AC switching loss is proportional to both operating
frequency and output current. The majority of AC switching
loss is also proportional to the square of input voltage.
For example, while the combination of V IN = 40V, V OUT
= 5V at 2A and f OSC = 200kHz may be easily achievable,
simultaneously raising V IN to 60V and f OSC to 700kHz is
not possible. Nevertheless, input voltage transients up to
60V can usually be accommodated, assuming the result-
ing increase in internal dissipation is of insuf?cient time
duration to raise die temperature signi?cantly.
A second consideration is controllability. A potential limita-
tion occurs with a high step-down ratio of V IN to V OUT , as
this requires a correspondingly narrow minimum switch
on time. An approximate expression for this (assuming
continuous mode operation) is given as follows:
V + V
f
where:
V IN = input voltage
V OUT = output voltage
V F = Schottky diode forward drop
f OSC = switching frequency
A potential controllability problem arises if the LT3430/
LT3430-1 are called upon to produce an on time shorter
than it is able to produce. Feedback loop action will lower
then reduce the V C control voltage to the point where
some sort of cycle-skipping or odd/even cycle behavior
is exhibited.
In summary:
1. Be aware that the simultaneous requirements of high
V IN , high I OUT and high f OSC may not be achievable in
practice due to internal dissipation. The Thermal Con-
siderations section offers a basis to estimate internal
power. In questionable cases a prototype supply should
be built and exercised to verify acceptable operation.
2. The simultaneous requirements of high V IN , low V OUT and
high f OSC can result in an unacceptably short minimum
switch on time. Cycle skipping and/or odd/even cycle
behavior will result although correct output voltage is
usually maintained. The LT3430-1 100kHz switching
frequency will allow higher V IN /V OUT ratios without
pulse skipping.
FREQUENCY COMPENSATION
Before starting on the theoretical analysis of frequency
response, the following should be remembered—the
worse the board layout, the more dif?cult the circuit will
be to stabilize. This is true of almost all high frequency
analog circuits, read the Layout Considerations section
?rst. Common layout errors that appear as stability prob-
lems are distant placement of input decoupling capacitor
and/or catch diode, and connecting the V C compensation
to a ground track carrying signi?cant switch current. In
addition, the theoretical analysis considers only ?rst
order non-ideal component behavior. For these reasons,
it is important that a ?nal stability check is made with
production layout and components.
The LT3430/LT3430-1 use current mode control. This al-
leviates many of the phase shift problems associated with
the inductor. The basic regulator loop is shown in Figure
10. The LT3430/LT3430-1 can be considered as two g m
blocks, the error ampli?er and the power stage.
Figure 11 shows the overall loop response. At the V C
pin, the frequency compensation components used are:
R C = 3.3k, C C = 0.022μF and C F = 220pF. The output
capacitor used is a 100μF, 10V tantalum capacitor with
typical ESR of 100m Ω . LT3430-1 uses two of these
capacitors in parallel.
The ESR of the tantalum output capacitor provides a use-
ful zero in the loop frequency response for maintaining
34301fa
21
相关PDF资料
PDF描述
LT1374HVCR#PBF IC REG BUCK ADJ 4.5A D2PAK
LT1941EFE#PBF IC REG MULTI CONFIG TRPL 28TSSOP
LT1506CR-3.3#PBF IC REG BUCK 3.3V 4.5A D2PAK
RCA35DTAN CONN EDGECARD 70POS R/A .125 SLD
EBM10DTAT-S273 CONN EDGECARD 20POS R/A .156 SLD
相关代理商/技术参数
参数描述
LT3430IFEPBF 制造商:Linear Technology 功能描述:Sw. Regulator 3A 200kHz 60V TSSOP16EP
LT3431 制造商:LINER 制造商全称:Linear Technology 功能描述:High Voltage, 3A,500kHz Step-Down Switching Regulator
LT3431EFE 功能描述:IC REG BUCK ADJ 3A 16TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压(升压) 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型,TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT
LT3431EFE#PBF 功能描述:IC REG BUCK ADJ 3A 16TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:250 系列:- 类型:降压(降压) 输出类型:固定 输出数:1 输出电压:1.2V 输入电压:2.05 V ~ 6 V PWM 型:电压模式 频率 - 开关:2MHz 电流 - 输出:500mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:6-UFDFN 包装:带卷 (TR) 供应商设备封装:6-SON(1.45x1) 产品目录页面:1032 (CN2011-ZH PDF) 其它名称:296-25628-2
LT3431EFE#TR 功能描述:IC REG BUCK ADJ 3A 16TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压(升压) 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型,TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT