参数资料
型号: 71M6541F-DB
厂商: Maxim Integrated Products
文件页数: 67/166页
文件大小: 0K
描述: DEMO BOARD 71M6541F
标准包装: 1
系列: *
71M6541D/F/G and 71M6542F/G Data Sheet
Table 57 shows all I/O RAM registers that control the operation of the LCD interface.
Table 57: LCD Configurations
Name
Location Rst
Wk Dir
Description
LCD_ALLCOM
LCD_BAT
2400[3]
2402[7]
0
0
R/W
R/W
Configures all 6 SEG/COM pins as COM. Has no effect
on pins whose LCD_MAP bit is zero.
Connects the LCD power supply to VBAT in all modes.
Enables the LCD display. When disabled, VLC2,
LCD_E
2400[7]
0
R/W
VLC1, and VLC0 are ground as are the COM and SEG
outputs if their LCD_MAP bit is 1.
LCD_ON = 1 turns on all LCD segments without
LCD_ON
LCD_BLANK
240C[0]
240C[1]
0
0
R/W
R/W
affecting the LCD data. Similarly, LCD_BLANK = 1
turns off all LCD segments without affecting the LCD
data. If both bits are set, all LCD segments are turned
on.
LCD_RST
240C[2]
0
R/W
Clear all bits of LCD data. These bits affect SEGDIO
pins that are configured as LCD drivers.
This register controls the LCD contrast DAC, which
adjusts the VLCD voltage and has an output range of
2.5 VDC to 5 VDC. The VLCD voltage is
LCD_DAC[4:0]
240D[4:0]
0
R/W
VLCD = 2.5 + 2.5 * LCD_DAC[4:0] /31
Thus, the LSB of the DAC is 80.6 mV. The maximum
DAC output voltage is limited by V3P3SYS, VBAT, and
whether LCD_BSTE is set.
Sets the LCD clock frequency (1/T). See definition of T
LCD_CLK[1:0]
2400[1:0]
0
R/W
Note: fw = 32768 Hz
00-fw/2^9, 01-fw/2^8, 10-fw/2^7, 11-fw/2^6
The LCD bias and multiplex mode.
LCD_MODE
000
001
Output
4 states, 1/3 bias
3 states, 1/3 bias
LCD_MODE[2:0] 2400[6:4]
0
R/W
010
2 states, ? bias
011
100
101
110
3 states, ? bias
Static display
5 states, 1/3 bias
6 states, 1/3 bias
This register specifies how VLCD is generated.
LCD_VMODE
11
Description
External VLCD
LCD_VMODE[1:0] 2401[7:6]
00
00
R/W
10
LCD boost and LCD DAC
enabled
01
00
LCD DAC enabled
No boost and no DAC. VLCD
= VBAT or V3P3SYS
The LCD can be driven in static, ? bias, and 1/3 bias modes. Figure 21 defines the COM waveforms.
Note that COM pins that are not required in a specific mode maintain a ‘segment off’ state rather than
GND, VCC, or high impedance.
The segment drivers SEGDIO22 and SEGDIO23 can be configured to blink at either 0.5 Hz or 1 Hz.
The blink rate is controlled by LCD_Y (I/O RAM 0x2400[2]) . There can be up to six pixels/segments
connected to each of these driver pins. The I/O RAM fields LCD_BLKMAP22[5:0] (I/O RAM 0x2402[5:0])
and LCD_BLKMAP23[5:0] (I/O RAM 0x2401[5:0]) identify which pixels, if any, are to blink.
LCD_BLKMAP22[5:0] and LCD_BLKMAP23[5:0] are non-volatile.
Rev 4
67
相关PDF资料
PDF描述
71M6543F-DB-CT DEMO BOARD 71M6543F-DB-CT
72-CNV-5 CONVERTER RS-232 TO RS-422 5V
72346-001 72346-1-SCA-II REC
72347-001LF CONN RECEPT SCA2 20POS VERT PCB
72436-001LF 80POS EXT HT. REC SCA-2
相关代理商/技术参数
参数描述
71M6541F-IGT/F 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6541F-IGTR/F 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6541FT-IGT/F 制造商:Maxim Integrated Products 功能描述:1-PHASE SOC, 64KB FLASH, PRES TEMP SENSOR - Rail/Tube
71M6541FT-IGTR/F 制造商:Maxim Integrated Products 功能描述:1-PHASE SOC, 64KB FLASH, PRES TEMP SENSOR - Tape and Reel
71M6541G 制造商:未知厂家 制造商全称:未知厂家 功能描述:71M6541D/71M6541F/71M6541G/71M6542F/71M6542G 是 TeridianTM 的第4 代高集成度单相电表SoC