参数资料
型号: TMDXCNCD28069ISO
厂商: Texas Instruments
文件页数: 122/174页
文件大小: 0K
描述: EVAL PICCOLO CONTROLCARD
标准包装: 1
系列: TMS320F2806x, Piccolo™, C2000™
主要目的: 接口,RS232,GPIO
嵌入式: 是,MCU,32 位
已用 IC / 零件: TMS320F2806x
已供物品:
SPRS698D – NOVEMBER 2010 – REVISED DECEMBER 2012
The PLL-based clock module provides four modes of operation:
INTOSC1 (Internal Zero-pin Oscillator 1): This is the on-chip internal oscillator 1. This can provide
the clock for the Watchdog block, core and CPU-Timer 2
INTOSC2 (Internal Zero-pin Oscillator 2): This is the on-chip internal oscillator 2. This can provide
the clock for the Watchdog block, core and CPU-Timer 2. Both INTOSC1 and INTOSC2 can be
independently chosen for the Watchdog block, core and CPU-Timer 2.
Crystal/Resonator Operation: The on-chip (crystal) oscillator enables the use of an external
crystal/resonator attached to the device to provide the time base. The crystal/resonator is connected to
the X1/X2 pins. Some devices may not have the X1/X2 pins. See Table 2-5 for details.
External Clock Source Operation: If the on-chip (crystal) oscillator is not used, this mode allows it to
be bypassed. The device clocks are generated from an external clock source input on the XCLKIN pin.
Note that the XCLKIN is multiplexed with GPIO19 or GPIO38 pin. The XCLKIN input can be selected
as GPIO19 or GPIO38 via the XCLKINSEL bit in XCLK register. The CLKCTL[XCLKINOFF] bit
disables this clock input (forced low). If the clock source is not used or the respective pins are used as
GPIOs, the user should disable at boot time.
Before changing clock sources, ensure that the target clock is present. If a clock is not present, then that
clock source must be disabled (using the CLKCTL register) before switching clocks.
Table 2-17. Possible PLL Configuration Modes
CLKIN AND
PLL MODE
REMARKS
PLLSTS[DIVSEL]
SYSCLKOUT
Invoked by the user setting the PLLOFF bit in the PLLSTS register. The PLL block
is disabled in this mode. This can be useful to reduce system noise and for low
0, 1
OSCCLK/4
PLL Off
power operation. The PLLCR register must first be set to 0x0000 (PLL Bypass)
2
OSCCLK/2
before entering this mode. The CPU clock (CLKIN) is derived directly from the
3
OSCCLK/1
input clock on either X1/X2, X1 or XCLKIN.
PLL Bypass is the default PLL configuration upon power-up or after an external
0, 1
OSCCLK/4
reset (XRS). This mode is selected when the PLLCR register is set to 0x0000 or
PLL Bypass
2
OSCCLK/2
while the PLL locks to a new frequency after the PLLCR register has been
3
OSCCLK/1
modified. In this mode, the PLL itself is bypassed but the PLL is not turned off.
0, 1
OSCCLK * n/4
Achieved by writing a non-zero value n into the PLLCR register. Upon writing to the
PLL Enable
2
OSCCLK * n/2
PLLCR the device will switch to PLL Bypass mode until the PLL locks.
3
OSCCLK * n/1
Copyright 2010–2012, Texas Instruments Incorporated
Device Overview
51
相关PDF资料
PDF描述
ECM30DCBD CONN EDGECARD 60POS R/A .156 SLD
MCZ33742SEGR2 IC SYSTEM BASIS CHIP CAN 28-SOIC
H3AKH-3418G IDC CABLE - HSC34H/AE34G/HPK34H
EVAL-AD5235SDZ BOARD EVAL FOR AD5235
MCZ33742EGR2 IC SYSTEM BASIS CHIP CAN 28-SOIC
相关代理商/技术参数
参数描述
TMDXCNCD28075 功能描述:TMS320F28075 controlCARD C2000?, Piccolo? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000??,Piccolo?? 零件状态:过期 板类型:评估平台 类型:MCU 32-位 核心处理器:C28x 操作系统:- 平台:controlCARD 配套使用产品/相关产品:TMS320F28075 安装类型:固定 内容:板 标准包装:1
TMDXCNCD28343 功能描述:插座和适配器 Delfino C28343 controlCARD RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x
TMDXCNCD28346-168 功能描述:插座和适配器 Delfino C28346 DIM168 ControlCARD RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x
TMDXCNCD28377D 功能描述:TMS320F28377D controlCARD C2000?, Delfino? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000? Delfino? 零件状态:过期 板类型:评估平台 类型:MCU 32-位 核心处理器:C28x 操作系统:- 平台:controlCARD 配套使用产品/相关产品:TMS320F28377D 安装类型:固定 内容:板,电缆 标准包装:1
TMDXCNCDH52C1 功能描述:子卡和OEM板 H52C1 Concerto controlCARD RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit