- 您现在的位置：买卖IC网 > PDF目录16593 > TMDXCNCD28069ISO (Texas Instruments)EVAL PICCOLO CONTROLCARD PDF资料下载
参数资料
| 型号： | TMDXCNCD28069ISO |
| 厂商： | Texas Instruments |
| 文件页数： | 105/174页 |
| 文件大小： | 0K |
| 描述： | EVAL PICCOLO CONTROLCARD |
| 标准包装： | 1 |
| 系列： | TMS320F2806x, Piccolo™, C2000™ |
| 主要目的： | 接口，RS232，GPIO |
| 嵌入式： | 是，MCU，32 位 |
| 已用 IC / 零件： | TMS320F2806x |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页当前第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页
SPRS698D – NOVEMBER 2010 – REVISED DECEMBER 2012
2.5.13 External Interrupts (XINT1–XINT3)
The devices support three masked external interrupts (XINT1–XINT3). Each of the interrupts can be
selected for negative, positive, or both negative and positive edge triggering and can also be enabled or
disabled. These interrupts also contain a 16-bit free-running up counter, which is reset to zero when a
valid interrupt edge is detected. This counter can be used to accurately time-stamp the interrupt. There
are no dedicated pins for the external interrupts. XINT1, XINT2, and XINT3 interrupts can accept inputs
from GPIO0–GPIO31 pins.
2.5.14 Internal Zero Pin Oscillators, Oscillator, and PLL
The device can be clocked by either of the two internal zero-pin oscillators, an external oscillator, or by a
crystal attached to the on-chip oscillator circuit. A PLL is provided supporting up to 16 input-clock-scaling
ratios. The PLL ratios can be changed on-the-fly in software, enabling the user to scale back on operating
frequency if lower power operation is desired. Refer to Section 4, Electrical Specifications, for timing
details. The PLL block can be set in bypass mode. A second PLL (PLL2) feeds the HRCAP module.
2.5.15 Watchdog
Each device contains two watchdogs: CPU-Watchdog that monitors the core and NMI-Watchdog that is a
missing clock-detect circuit. The user software must regularly reset the CPU-watchdog counter within a
certain time frame; otherwise, the CPU-watchdog generates a reset to the processor. The CPU-watchdog
can be disabled if necessary. The NMI-Watchdog engages only in case of a clock failure and can either
generate an interrupt or a device reset.
2.5.16 Peripheral Clocking
The clocks to each individual peripheral can be enabled or disabled to reduce power consumption when a
peripheral is not in use. Additionally, the system clock to the serial ports (except I2C) can be scaled
relative to the CPU clock.
2.5.17 Low-power Modes
The devices are full static CMOS devices. Three low-power modes are provided:
IDLE:
Places CPU in low-power mode. Peripheral clocks may be turned off selectively and
only those peripherals that need to function during IDLE are left operating. An
enabled interrupt from an active peripheral or the watchdog timer will wake the
processor from IDLE mode.
STANDBY: Turns off clock to CPU and peripherals. This mode leaves the oscillator and PLL
functional. An external interrupt event will wake the processor and the peripherals.
Execution begins on the next valid cycle after detection of the interrupt event
HALT:
This mode basically shuts down the device and places it in the lowest possible power-
consumption mode. If the internal zero-pin oscillators are used as the clock source,
the HALT mode turns them off, by default. To keep these oscillators from shutting
down, the INTOSCnHALTI bits in CLKCTL register may be used. The zero-pin
oscillators may thus be used to clock the CPU-watchdog in this mode. If the on-chip
crystal oscillator is used as the clock source, it is shut down in this mode. A reset or
an external signal (through a GPIO pin) or the CPU-watchdog can wake the device
from this mode.
The CPU clock (OSCCLK) and WDCLK should be from the same clock source before attempting to put
the device into HALT or STANDBY.
36
Device Overview
Copyright 2010–2012, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| ECM30DCBD | CONN EDGECARD 60POS R/A .156 SLD |
| MCZ33742SEGR2 | IC SYSTEM BASIS CHIP CAN 28-SOIC |
| H3AKH-3418G | IDC CABLE - HSC34H/AE34G/HPK34H |
| EVAL-AD5235SDZ | BOARD EVAL FOR AD5235 |
| MCZ33742EGR2 | IC SYSTEM BASIS CHIP CAN 28-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMDXCNCD28075 | 功能描述:TMS320F28075 controlCARD C2000?, Piccolo? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000??，Piccolo?? 零件状态:过期 板类型:评估平台 类型:MCU 32-位 核心处理器:C28x 操作系统:- 平台:controlCARD 配套使用产品/相关产品:TMS320F28075 安装类型:固定 内容:板 标准包装:1 |
| TMDXCNCD28343 | 功能描述:插座和适配器 Delfino C28343 controlCARD RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
| TMDXCNCD28346-168 | 功能描述:插座和适配器 Delfino C28346 DIM168 ControlCARD RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
| TMDXCNCD28377D | 功能描述:TMS320F28377D controlCARD C2000?, Delfino? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000? Delfino? 零件状态:过期 板类型:评估平台 类型:MCU 32-位 核心处理器:C28x 操作系统:- 平台:controlCARD 配套使用产品/相关产品:TMS320F28377D 安装类型:固定 内容:板，电缆 标准包装:1 |
| TMDXCNCDH52C1 | 功能描述:子卡和OEM板 H52C1 Concerto controlCARD RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。