- 您现在的位置：买卖IC网 > PDF目录67311 > 403GC-3BA40C1 32-BIT, 40 MHz, RISC PROCESSOR, PBGA160 PDF资料下载
参数资料
| 型号： | 403GC-3BA40C1 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 40 MHz, RISC PROCESSOR, PBGA160 |
| 封装： | PLASTIC, BGA-160 |
| 文件页数： | 3/48页 |
| 文件大小： | 768K |
| 代理商： | 403GC-3BA40C1 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
IBM PowerPC 403GC
11
D22
71
M10
I/O
Data bus bit 22.
D23
72
N10
I/O
Data bus bit 23.
D24
73
L10
I/O
Data bus bit 24.
D25
74
P11
I/O
Data bus bit 25.
D26
75
M11
I/O
Data bus bit 26.
D27
76
N11
I/O
Data bus bit 27.
D28
77
P12
I/O
Data bus bit 28.
D29
78
M12
I/O
Data bus bit 29.
D30
79
N12
I/O
Data bus bit 30.
D31
82
N13
I/O
Data bus bit 31.
DMAA0
156 B4
O
DMA Channel 0 Acknowledge. DMAA0 has an active level when a
transaction is taking place between the 403GC and a peripheral.
DMAA1
157 A3
O
DMA Channel 1 Acknowledge. See description of DMAA0.
DMAA2
158 C3
O
DMA Channel 2 Acknowledge. See description of DMAA0.
DMAA3/
XACK
159 B3
O
DMA Channel 3 Acknowledge / External Master Transfer Acknowl-
edge. When the 403GC is bus master, this signal is DMAA3; see
description of DMAA0. When the 403GC is not the bus master, this
signal is XACK, an output from the 403GC which has an active level
when data is valid during an external bus master transaction.
DMAR0
2
B2
I
DMA Channel 0 Request. External devices request a DMA transfer
on channel 0 by putting a logic 0 on DMAR0.
DMAR1
3
B1
I
DMA Channel 1 Request. See description of DMAR0.
DMAR2
4
C2
I
DMA Channel 2 Request. See description of DMAR0.
DMAR3/
XREQ
5
C1
I
DMA Channel 3 Request. When the 403GC is the bus master, exter-
nal devices request a DMA transfer on channel 3 by putting a logic 0
on DMAR3. See description of DMAR0.
When the 403GC is not the bus master, DMAR3 is used as the
XREQ input. The external bus master places a logic 0 on XREQ to
initiate a transfer to the DRAM controlled by the 403GC DRAM con-
troller.
DRAMOE
137 D9
O
DRAM Output Enable. DRAMOE has an active level when either the
403GC or an external bus master is reading from a DRAM bank.
This signal enables the selected DRAM bank to drive the data bus.
DRAMWE
138 B8
O
DRAM Write Enable. DRAMWE has an active level when either the
403GC or an external bus master is writing to a DRAM bank.
Table 4. 403GC Signal Descriptions
Signal
Name
Pin
Ball
I/O
Type
Function
相关PDF资料 |
PDF描述 |
|---|---|
| 403GC-3BA40C1 | 32-BIT, 40 MHz, RISC PROCESSOR, PBGA160 |
| 424/X1C9-1GKA | T-1 3/4 SINGLE COLOR LED, WARM WHITE, 5 mm |
| 424/X2C9-1BEA | T-1 3/4 SINGLE COLOR LED, WARM WHITE, 5 mm |
| 4450HG/3-K | MICROPROCESSOR, PBGA324 |
| 4450HA/3-K | MICROPROCESSOR, PBGA324 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 403GCX2JC66C2 | 制造商:IBM 功能描述:38R2233 |
| 403GCX-3BC50C2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| 403GCX-3BC66C2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| 403GCX-3BC80C2 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| 403GCX-3BC80C2A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
发布紧急采购，3分钟左右您将得到回复。