参数资料
| 型号： | XRT73L03BIV |
| 厂商： | Exar Corporation |
| 文件页数： | 61/61页 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| 标准包装： | 72 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 3/3 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 120-LQFP |
| 供应商设备封装： | 120-LQFP（14x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页
XRT73L03B
3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
REV. 1.0.1
7
96
REGR/
RxClkINV
I
Register Reset Input (Invert RxClk(n)) Output - Select:
The function of this pin depends upon whether the XRT73L03B is oper-
ating in the HOST Mode or in the Hardware Mode.
NOTE: This pin is internally pulled "High".
In the HOST-Mode - Register Reset Input:
Setting this input pin "Low" causes the XRT73L03B to reset the contents
of the Command Registers to their default settings and default operating
configuration.
In the Hardware Mode - Invert RxClk Output Select:
Setting this input pin "High" configures the Receive Section of all Chan-
nels in the XRT73L03B to invert their RxClk_(n) clock output signals and
configures Channel (n) to output the recovered data via the RPOS_(n)
and RNEG_(n) output pins on the falling edge of RxClk_(n).
Setting this pin "Low" configures Channel (n) to output the recovered
data via the RPOS_(n) and RNEG_(n) output pins on the rising edge of
RxClk_(n).
RECEIVE INTERFACE
PIN #NAME
TYPE
DESCRIPTION
CLOCK INTERFACE
PIN #NAME
TYPE
DESCRIPTION
47
99
103
EXClk_0
EXClk_1
EXClk_2
I
External Reference Clock Input - Channel (n):
Apply a 34.368 MHz clock signal for E3 applications, a 44.736 MHz
clock signal for DS3 applications or a 51.84 MHz clock signal for SONET
STS-1 applications.
The Channel (n) Clock Recovery PLL uses this signal as a Reference
Signal for Declaring and Clearing the Receive Loss of Lock Alarm. The
Clock recovery PLL also generates the exact clock for the LIU.
It is permissible to use the same clock that drives the TxClk_(n) input
pin.
It is permissible to operate the three Channels at different data rates.
OPERATING MODE SELECT
PIN #NAME
TYPE
DESCRIPTION
93
SR/(DR)I
Receive Output Single-Rail/Dual-Rail Select:
Setting this pin "High" configures the Receive Sections of all Channels to
output data in a Single-Rail Mode to the Terminal Equipment.
Setting this pin "Low" configures the Receive Section of all Channels to
output data in a Dual-Rail Mode to the Terminal Equipment.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72825LB15PF | IC FIFO SYNC DL 1024X18 128TQFP |
| MS27472T12F35P | CONN RCPT 22POS WALL MNT W/PINS |
| IDT72V3650L6PFG8 | IC FIFO SS 2048X36 6NS 128-TQFP |
| MS3100A28-2P | CONN RCPT 14POS WALL MNT W/PINS |
| MS27473E10F35SA | CONN PLUG 13POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT73L03BIV-F | 功能描述:外围驱动器与原件 - PCI RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT73L03IV | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL E3/DS3/STS-1 LINE INTERFCE UNIT |
| XRT73L03IVS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XRT73L04A | 制造商:EXAR 制造商全称:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73L04AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
发布紧急采购，3分钟左右您将得到回复。