参数资料
型号: XC6SLX100T-3FG484I
厂商: Xilinx Inc
文件页数: 81/89页
文件大小: 0K
描述: IC FPGA SPARTAN 6 484FGGBGA
标准包装: 60
系列: Spartan® 6 LXT
LAB/CLB数: 7911
逻辑元件/单元数: 101261
RAM 位总计: 4939776
输入/输出数: 296
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 484-BBGA
供应商设备封装: 484-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
82
TPKGSKEW
Package Skew(1)
LX45
CSG324
70
ps
CS(G)484
99
ps
FG(G)484
109
ps
FG(G)676
138
ps
LX45T
CSG324
75
ps
CS(G)484
100
ps
FG(G)484
95
ps
LX75
CS(G)484
101
ps
FG(G)484
107
ps
FG(G)676
161
ps
LX75T
CS(G)484
107
ps
FG(G)484
110
ps
FG(G)676
134
ps
LX100
CS(G)484
95
ps
FG(G)484
155
ps
FG(G)676
144
ps
LX100T
CS(G)484
88
ps
FG(G)484
111
ps
FG(G)676
147
ps
FG(G)900
134
ps
LX150
CS(G)484
84
ps
FG(G)484
103
ps
FG(G)676
115
ps
FG(G)900
121
ps
LX150T
CS(G)484
83
ps
FG(G)484
88
ps
FG(G)676
141
ps
FG(G)900
120
ps
Notes:
1.
These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from Pad to Ball.
2.
Some of the devices are available in both Pb and Pb-free (additional G) packages as standard ordering options. See DS160: Spartan-6 Family
Overview for more information.
Table 80: Sample Window
Symbol
Description
Speed Grade
Units
-3
-3N
-2
-1L
TSAMP
Sampling Error at Receiver Pins(2)
All
510
530
740
ps
TSAMP_BUFIO2
Sampling Error at Receiver Pins using
BUFIO2(3)
All
430
450
590
ps
Notes:
1.
LXT devices are not available with a -1L speed grade.
2.
This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The
characterization methodology uses the DCM to capture the DDR input registers’ edges of operation. These measurements include:
- CLK0 DCM jitter
- DCM accuracy (phase offset)
- DCM phase shift resolution
These measurements do not include package or clock tree skew.
3.
This parameter indicates the total sampling error of Spartan-6 FPGA DDR input registers, measured across voltage, temperature, and process. The
characterization methodology uses the BUFIO2 clock network and IODELAY2 to capture the DDR input registers’ edges of operation. These
measurements do not include package or clock tree skew.
Table 79: Package Skew (Cont’d)
Symbol
Description
Device
Package(2)
Value
Units
相关PDF资料
PDF描述
25LC128X-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
XC6SLX100T-3FGG484I IC FPGA SPARTAN 6 101K 484FGGBGA
25LC128XT-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
25AA128XT-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
XC4VFX12-10SF363I IC FPGA VIRTEX-4FX 363FCBGA
相关代理商/技术参数
参数描述
XC6SLX100T-3FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 376 I/O 676FCBGA 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 676BGA
XC6SLX100T-3FG676I 功能描述:IC FPGA SPARTAN 6 676FGGBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-3FG900C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 498 I/O 900FBGA
XC6SLX100T-3FG900I 功能描述:IC FPGA SPARTAN 6 900FGGBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-3FGG484C 功能描述:IC FPGA SPARTAN 6 101K 484FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 标准包装:24 系列:ECP2 LAB/CLB数:1500 逻辑元件/单元数:12000 RAM 位总计:226304 输入/输出数:131 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP(28x28)