参数资料
| 型号： | XC6SLX100T-3FG484I |
| 厂商： | Xilinx Inc |
| 文件页数： | 30/89页 |
| 文件大小： | 0K |
| 描述： | IC FPGA SPARTAN 6 484FGGBGA |
| 标准包装： | 60 |
| 系列： | Spartan® 6 LXT |
| LAB/CLB数： | 7911 |
| 逻辑元件/单元数： | 101261 |
| RAM 位总计： | 4939776 |
| 输入/输出数： | 296 |
| 电源电压： | 1.14 V ~ 1.26 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 484-BBGA |
| 供应商设备封装： | 484-FBGA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
36
Simultaneously Switching Outputs
Due to package electrical parasitics, a given package supports a limited number of simultaneous switching outputs (SSOs)
when using fast, high-drive outputs. Table 33 and Table 34 provide guidelines for the recommended maximum allowable
number of SSOs. These guidelines describe the maximum number of user I/O pins of an output signal standard that should
simultaneously switch in the same direction, while maintaining a safe level of switching noise for that particular signal
standard. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse
effects of GND and power bounce.
For each device/package combination, Table 33 provides the number of equivalent VCCO/GND pairs per bank. For each
output signal standard and drive strength, Table 34 recommends the maximum number of SSOs, switching in the same
direction, allowed per VCCO/GND pair within an I/O bank. The guidelines are categorized by package style, slew rate, and
output drive current. The number of SSOs are also specified by I/O bank. Multiply the appropriate numbers from each table
to calculate the maximum number of SSOs allowed within an I/O bank. The guidelines assume that all pins within a bank use
the same I/O standard. Exceeding these SSO guidelines can result in increased power or GND bounce, degraded signal
integrity, or increased system jitter. For a given I/O standard, if the SSO limit per pair in Table 34 is greater than the maximum
I/O per pair in Table 33, then there is no SSO limit for the exclusive use of that I/O standard.
The recommended maximum SSO values assume that the FPGA is soldered on a printed circuit board and that the board
uses sound design practices. Due to the additional inductance introduced by the socket, the SSO values do not apply for
FPGAs mounted in sockets. The SSO values assume that the VCCAUX is powered at 3.3V. Setting VCCAUX to 2.5V provides
better SSO characteristics. For more detail, see UG381: Spartan-6 FPGA SelectIO Resources User Guide.
SSTL, Class II, 2.5V
SSTL2_II
25
0
VREF
1.25
SSTL, Class II, 1.5V
SSTL15_II
25
0
VREF
0.75
LVDS (Low-Voltage Differential Signaling), 2.5V & 3.3V
LVDS_25, LVDS_33
100
0
–
BLVDS (Bus LVDS), 2.5V
BLVDS_25
–
Mini-LVDS, 2.5V & 3.3V
MINI_LVDS_25, MINI_LVDS_33
100
0
0(3)
–
RSDS (Reduced Swing Differential Signaling), 2.5V & 3.3V RSDS_25, RSDS_33
100
0
0(3)
–
TMDS (Transition Minimized Differential Signaling), 3.3V
TMDS_33
–
PPDS (Point-to-Point Differential Signaling, 2.5V & 3.3V
PPDS_25, PPDS_33
100
0
–
Notes:
1.
CREF is the capacitance of the probe, nominally 0 pF.
2.
Per PCI specifications.
3.
The value given is the differential output voltage.
4.
See the BLVDS Output Termination section in UG381, Spartan-6 FPGA SelectIO Resources User Guide.
5.
See the TMDS_33 Termination section in UG381, Spartan-6 FPGA SelectIO Resources User Guide.
Table 32: Output Delay Measurement Methodology (Cont’d)
Description
I/O Standard
Attribute
RREF
(
)
CREF(1)
(pF)
VMEAS
(V)
VREF
(V)
相关PDF资料 |
PDF描述 |
|---|---|
| 25LC128X-I/ST | IC EEPROM 128KBIT 10MHZ 8TSSOP |
| XC6SLX100T-3FGG484I | IC FPGA SPARTAN 6 101K 484FGGBGA |
| 25LC128XT-I/ST | IC EEPROM 128KBIT 10MHZ 8TSSOP |
| 25AA128XT-I/ST | IC EEPROM 128KBIT 10MHZ 8TSSOP |
| XC4VFX12-10SF363I | IC FPGA VIRTEX-4FX 363FCBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC6SLX100T-3FG676C | 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 376 I/O 676FCBGA 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 676BGA |
| XC6SLX100T-3FG676I | 功能描述:IC FPGA SPARTAN 6 676FGGBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC6SLX100T-3FG900C | 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 498 I/O 900FBGA |
| XC6SLX100T-3FG900I | 功能描述:IC FPGA SPARTAN 6 900FGGBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA，FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC6SLX100T-3FGG484C | 功能描述:IC FPGA SPARTAN 6 101K 484FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:Spartan® 6 LXT 标准包装:24 系列:ECP2 LAB/CLB数:1500 逻辑元件/单元数:12000 RAM 位总计:226304 输入/输出数:131 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） |
发布紧急采购，3分钟左右您将得到回复。