收藏本站
参数资料
型号： MC8610VT800GB
厂商： Freescale Semiconductor
文件页数： 82/96页
文件大小： 0K
描述： MPU E600 CORE 800MHZ 783-PBGA
标准包装： 36
系列： MPC86xx
处理器类型： 32-位 MPC86xx PowerPC
速度： 800MHz
电压： 1V
安装类型： 表面贴装
封装/外壳： 783-BBGA，FCBGA
供应商设备封装： 783-FCPBGA（29x29）
包装： 托盘
Hardware Design Considerations
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
83
3.10
Guidelines for High-Speed Interface Termination
3.10.1
SerDes Interface
The high-speed SerDes interface can be disabled through the POR input cfg_io_ports[0:2] and through the DEVDISR register
in software. If a SerDes port is disabled through the POR input the user can not enable it through the DEVDISR register in
software. However, if a SerDes port is enabled through the POR input the user can disable it through the DEVDISR register in
software. Disabling a SerDes port through software should be done on a temporary basis. Power is always required for the
SerDes interface, even if the port is disabled through either mechanism. Table 61 describes the possible enabled/disabled
scenarios for a SerDes port. The termination recommendations must be followed for each port.
If the high-speed SerDes port requires complete or partial termination, the unused pins should be terminated as described in this
section.
The following pins must be left unconnected (floating):
SDn_TX[7:0]
The following pins must be connected to GND:
SDn_RX[7:0]
SDn_REF_CLK
SDn_REF_CLK
For other directions on reserved or no-connects pins, see Section 1, “Pin Assignments and Reset States.”
Table 61. SerDes Port Enabled/Disabled Configurations
Disabled through POR input
Enabled through POR input
Enabled through DEVDISR
SerDes port is disabled (and cannot
be enabled through DEVDISR)
Complete termination required
(Reference clock not required
SerDes port is enabled
Partial termination may be required1
(Reference clock is required)
1 Partial termination when a SerDes port is enabled through both POR input and DEVDISR is determined by the
SerDes port mode. If port 1 is in x4 PCI Express mode, no termination is required because all pins are being
used. If port 1 is in x1/x2 PCI Express mode, termination is required on the unused pins. If port 2 is in x8 PCI
Express mode, no termination is required because all pins are being used. If port 1 is in x1/x2/x4 PCI Express
mode, termination is required on the unused pins.
Disabled through DEVDISR
SerDes port is disabled (through
POR input)
Complete termination required
(Reference clock not required)
SerDes port is disabled after software
disables port
Same termination requirements as
when the port is enabled through POR
input2
(Reference clock is required)
2 If a SerDes port is enabled through the POR input and then disabled through DEVDISR, no hardware changes
are required. Termination of the SerDes port should follow what is required when the port is enabled through
both POR input and DEVDISR. See Note 1 for more information.
相关PDF资料
PDF描述
MPC8536CVTANGA MPU POWERQUICC III 783FCPBGA
MPC755CVT350LE MCU HIP4DP 350MHZ 360-PBGA
MPC755CRX350LE MCU HIP4DP 350MHZ 360-CBGA
MPC755CPX350LE MCU HIP4DP 350MHZ 360-PBGA
MPC755BVT350LE MCU HIP4DP 350MHZ 360-PBGA
相关代理商/技术参数
参数描述
MC8610VT800GZ 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8610 Integrated Host Processor Hardware Specifications
MC8610VT800J 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC861P 制造商:Motorola Inc 功能描述: 制造商:Texas Instruments 功能描述:
MC862 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS
MC862L 制造商:Motorola Inc 功能描述:
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*