- 您现在的位置：买卖IC网 > PDF目录3982 > KMPC8560VTAQFB (Freescale Semiconductor)IC MPU POWERQUICC III 783-FCPBGA PDF资料下载
参数资料
| 型号： | KMPC8560VTAQFB |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 13/36页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC III 783-FCPBGA |
| 标准包装： | 2 |
| 系列： | MPC85xx |
| 处理器类型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 1.0GHz |
| 电压： | 1.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 784-BBGA，FCBGA |
| 供应商设备封装： | 783-FCPBGA（29x29） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
20
MPC8560 PowerQUICC III
MOTOROLA
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Processing Across the On-Chip Fabric
Because FIFOs are typically smaller than the incoming PDU, steps 1–3 may be repeated several times to
store the entire packet. There may also be times when the incoming PDU is larger than the buffer length
defined in the RxBD. In such cases, steps 4–5 may be repeated, and several BDs may be opened and closed
to store the entire PDU.
When the transmit portion of the communication channel is enabled, the CPM starts with the first BD in the
TxBD table (pointed to by a register in the channel’s parameter RAM table), polling the ready R bit of the
BD to verify that the buffer is ready for transmission.
7. When the BD is marked as ready, the data is moved from the main memory buffer to a temporary
storage location through DMA transactions.
8. The CPM moves data from the temporary memory location to the Tx FIFO.
9. Data is taken from the Tx FIFO in its parallel form and serialized.
10. When the Tx FIFO is emptied to a set threshold, the communication channel signals the CPM for
more data in order to maintain throughput.
11. The serialized data is encoded and transmitted on the I/O port.
Again, because the buffer pointed to by the Tx BD is typically larger than the Tx FIFO, the communication
channel may make several iterations of steps 7–10 to load and transmit the entire PDU.
Figure 3. Data Processing in the CPM
4.2
Processing Across the On-Chip Fabric
When processing across the on-chip fabric, the ATMUs at each fabric port are used to determine the flow
of data across the MPC8560. The ATMUs at each fabric port are responsible for generating a fabric port
destination ID as well as a new local device address. The port ID and local address are based on the
CPM
Decoder
Shifter
Rx FIFO
Temp Storage
Buffer Memory
Temp Storage
Tx FIFO
Shifter
Encoder
1
2
3
4
5
CPU
6
7
8
10
9
11
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| KMPC8560VT833LB | IC MPU POWERQUICC III 783-FCPBGA |
| HSC50DTEI | CONN EDGECARD 100POS .100 EYELET |
| KMPC8560VT667LB | IC MPU POWERQUICC III 783-FCPBGA |
| HMC50DTEI | CONN EDGECARD 100POS .100 EYELET |
| GMC60DTEF | CONN EDGECARD 120POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KMPC8567CVTANGGA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
| KMPC8567CVTANGJA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
| KMPC8567CVTANJGA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
| KMPC8567CVTANJJA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
| KMPC8567CVTAQGGA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。