参数资料
型号: IRDCIP1001-A
厂商: International Rectifier
文件页数: 14/18页
文件大小: 0K
描述: CONV SGL PHA SYNC BUCK 3.3-4.5V
标准包装: 1
系列: iPOWIR™
主要目的: DC/DC,步降
输出及类型: 1,非隔离
输出电压: 2V
电流 - 输出: 20A
输入电压: 3.3 ~ 4.5 V
稳压器拓扑结构: 降压
频率 - 开关: 200kHz
板类型: 完全填充
已供物品:
已用 IC / 零件: iP1001
相关产品: IP1001TR-ND - IC REG BUCK SYNC ADJ 20A 256BGA
IP1001-ND - IC REG BUCK SYNC ADJ 20A 256BGA
其它名称: *IRDCIP1001-A
iP1001
iP1001 Reference Design
The schematics in Fig.10a & 10b and complete Bill
of Materials in Table 4 are provided as a reference
design to enable a preliminary evaluation of iP1001.
They represent a simple method of applying the
iP1001 solution in a synchronous buck topology.
Fig. 10a shows the implementation for <5V IN
nominal applications, and Fig. 10b shows the
implementation for 5V IN - 12V IN nominal
applications.
The connection pins are provided through the solder
balls on the bottom layer of the package. A total
power supply solution is presented with the addition
of inductor L1 and the output capacitors C11-C14.
Input capacitors C1-C10 are for bypassing in the
5V IN - 12V IN application, but only C1-C3 are required
for <5V IN applications (refer to the BOM for values).
Switches 1-5 of SW1 are used to program the output
voltage. Refer to the VID table provided in this
datasheet for the code that corresponds to the
desired output voltage. Resistors R2 & R4 need to
be removed for operation at standard VID levels
(0.925V - 2.0V, leave R3 = 0 ? ). Switch 8 of SW1
enables the output when floating (internally pulled
high). The 5V V DD power terminal and input power
terminals are provided as separate inputs. They
can be connected together if the application
requires only 5V nominal input voltage.
The reference design also offers a higher output
voltage option for greater than 2.0V, up to 3.3V. For
output voltages above 2V, the DAC setting must be
set to 2V, and then select resistors R3 & R4 per
Equation 1 on page 10 for the desired output volt-
age. Remove R5 and connect V F to V FS through R2,
where R2= 0 ?. In this case, GNDS should be refer-
enced to PGND. Tighter regulation can be achieved
by using resistors with less than 1% tolerance. For
Vin < 5V and Vout > 2V, the frequency select pin
(FREQ) must be set to 200kHz (connected to V DD ).
For applications with V IN < 5V and where there is no
auxiliary 5V available, connections JP2 and JP3
must be provided in order to enable the boost cir-
cuit. This will provide 5V V DD necessary for the
iP1001 internal logic to function. The boost circuit
will convert 3.3V input voltage to 5V, to power the
V DD , and will provide enough power to supply the
internal logic for up to five iP1001 power blocks.
14
www.irf.com
相关PDF资料
PDF描述
R1S-1524 CONV DC/DC 1W 15VIN 24VOUT
R1S-1515 CONV DC/DC 1W 15VIN 15VOUT
ADP1873-BL1-EVZ EVAL BOARD FOR ADP1873
R1S-1512 CONV DC/DC 1W 15VIN 12VOUT
T95X226M004EZSL CAP TANT 22UF 4V 20% 2910
相关代理商/技术参数
参数描述
IRDCIP1001-B 功能描述:CONV SGL PHA SYNC BUCK 5-12V RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035
IRDCIP1201-A 功能描述:电源管理IC开发工具 iP1201 30A 300kHz Dual 15A 3.14V Kit RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
IRDCIP1202-A 功能描述:BUCK CONV REF DESIGN KIT IP1202 RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:iPOWIR™ 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035
IRDCIP1203-A 功能描述:电源管理IC开发工具 IP1203 BUCK EVAL BRD 200kHz-400kHz RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
IRDCIP1206-A 功能描述:电源管理IC开发工具 IP1206 BUCK EVAL BRD 300kHz RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V