参数资料
型号: DSPB56725CAF
厂商: Freescale Semiconductor
文件页数: 46/48页
文件大小: 0K
描述: IC DSP 24BIT 80LQFP
标准包装: 90
系列: DSP56K/Symphony
类型: 音频处理器
接口: 主机接口,I²C,SAI,SPI
时钟速率: 200MHz
非易失内存: 外部
芯片上RAM: 112kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.00V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 80-LQFP
供应商设备封装: 80-LQFP(14x14)
包装: 托盘
Symphony DSP56724/ DSP56725 Multi-Core Audio Processors, Rev. 2
Freescale Semiconductor
7
For correct operation of the internal power-on reset logic, the Core_VDD ramp rate (Tr) to full supply must be less than 10 ms,
as shown in Figure 4.
Figure 5. Ensure Correct Operation of Power-On Reset with Fast Ramp of Core_VDD
1.1.4
Power Consumption Considerations
Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are
described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and
discharging the capacitances of the pins and internal nodes.
Current consumption is described by the following formula:
Eqn. 1
where
C=node/pin capacitance
V=voltage swing
f=frequency of node/pin toggle
The maximum internal current (ICCImax) value reflects the typical possible switching of the internal buses on best-case
operation conditions, which is not necessarily a real application case. The typical internal current (ICCItyp) value reflects the
average switching of the internal buses on typical operating conditions.
For applications that require very low current consumption, do the following:
Minimize the number of pins that are switching.
Minimize the capacitive load on the pins.
One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board
effects (for example, to compensate for measured board current not caused by the DSP). Use the test algorithm, specific test
current measurements, and the following equation to derive the current per MIPS value.
I/MIPS = I/MHz = (ItypF2 - ItypF1)/(F2 - F1)
Eqn. 3
where :
ItypF2=current at F2
ItypF1=current at F1
F2=high frequency (any specified operating frequency)
F1=low frequency (any specified operating frequency lower than F2)
Example 1. Power Consumption Example
For a GPIO address pin loaded with 50 pF capacitance, operating at 3.3 V, and with a 150 MHz clock, toggling at
its maximum possible rate (75 MHz), the current consumption is
Eqn. 2
Core_VDD
Tr must be < 10 ms
0V
1.0 V
Tr
IC
V
×
f
×
=
I50x10 12
x
3.3x75x106
12.375mA
==
相关PDF资料
PDF描述
TRJC155K050RRJ CAP TANT 1.5UF 50V 10% 2312
TPSC226M016H0150 CAP TANT 22UF 16V 20% 2312
EMM43DRXI CONN EDGECARD 86POS DIP .156 SLD
TPSD107M010Y0080 CAP TANT 100UF 10V 20% 2917
AYM28DRMN CONN EDGECARD 56POS .156 WW
相关代理商/技术参数
参数描述
DSPB720DB1E 功能描述:子卡和OEM板 B VERSION 720 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB721DB1E 功能描述:子卡和OEM板 B VERSION 721 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB721DB2E 功能描述:子卡和OEM板 B VERSION 721 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB724DB1E 功能描述:子卡和OEM板 B VERSION 724 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
DSPB725DB2E 功能描述:子卡和OEM板 B VERSION 725 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit