参数资料
型号: DK-DEV-4SGX230N
厂商: Altera
文件页数: 59/82页
文件大小: 0K
描述: KIT DEVELOPMENT STRATIX IV
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
特色产品: Stratix? IV GX FPGA Development Kit
标准包装: 1
系列: Stratix® IV GX
类型: FPGA
适用于相关产品: EP4SGX230K
所含物品: 开发板、通用电源、缆线和软件
产品目录页面: 607 (CN2011-ZH PDF)
相关产品: EP4SGX230KF40C3N-ND - IC STRATIX IV FPGA 230K 1517FBGA
EP4SGX230KF40C3-ND - IC STRATIX IV FPGA 230K 1517FBGA
EP4SGX230HF35C3N-ND - IC STRATIX IV GX 230K 1152-FBGA
EP4SGX230HF35C3-ND - IC STRATIX IV GX 230K 1152-FBGA
EP4SGX230FF35C3NES-ND - IC STRATIX IV GX 230K 1152-FBGA
EP4SGX230FF35C3ES-ND - IC STRATIX IV GX 230K 1152-FBGA
EP4SGX230DF29C3NES-ND - IC STRATIX IV GX 230K 780-FBGA
EP4SGX230DF29C3ES-ND - IC STRATIX IV GX 230K 780-FBGA
其它名称: 544-2594
1–54
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Switching Characteristics
Stratix IV Device Handbook
March 2014
Altera Corporation
Volume 4: Device Datasheet and Addendum
Chip-Wide Reset (Dev_CLRn) Specifications
Table 1–41 lists the specifications for the Stratix IV chip-wide reset (Dev_CLRn). This
specifications denote the minimum pulse width of the Dev_CLRn signal required to
clear all the device registers.
Periphery Performance
This section describes periphery performance, including high-speed I/O and external
memory interface.
I/O performance supports several system interfaces, such as the LVDS high-speed
I/O interface, external memory interface, and the PCI/PCI-X bus interface.
General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-LVTTL/LVCMOS are
capable of typical 167 MHz and 1.2 LVCMOS at 100 MHz interfacing frequency with
10 pF load.
For the Stratix IV GT –1 and –2 speed grade specifications, refer to the –2/–2× speed
grade column. For the Stratix IV GT –3 speed grade specification, refer to the –3 speed
grade column, unless otherwise specified.
1 Actual achievable frequency depends on design- and system-specific factors. You
must perform HSPICE/IBIS simulations based on your specific design and system
setup to determine the maximum achievable frequency in your system.
High-Speed I/O Specification
Table 1–42 lists the high-speed I/O timing for Stratix IV devices.
Table 1–41. Chip-Wide Reset (DEV_CLRn) Specifications
Description
Min
Typ
Max
Unit
Dev_CLRn
500
s
Table 1–42. High-Speed I/O Specifications (1), (2) (Part 1 of 3)
Symbol
Conditions
–2/–2× Speed Grade
–3 Speed Grade
–4 Speed Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fHSCLK_in (input
clock frequency)
True Differential I/O
Standards
Clock boost factor W = 1 to 40
5—
800
5
717
5
717
MHz
fHSCLK_in (input
clock frequency)
Single Ended I/O
Standards (12)
Clock boost factor W = 1 to 40
5
800
5
717
5
717
MHz
fHSCLK_in (input
clock frequency)
Single Ended I/O
Standards (13)
Clock boost factor W = 1 to 40
5
520
5
420
5
420
MHz
fHSCLK_OUT (output
clock frequency)
—5
800
5—
717
5—
717
MHz
相关PDF资料
PDF描述
VE-JTL-EZ CONVERTER MOD DC/DC 28V 25W
VE-JTJ-EZ CONVERTER MOD DC/DC 36V 25W
AP432L-13 IC VREF SHUNT PREC ADJ 8-SOP
VE-JTH-EZ CONVERTER MOD DC/DC 52V 25W
RW2-4812S/H3/SMD CONV DC/DC 2W 36-72VIN 12VOUT
相关代理商/技术参数
参数描述
DK-DEV-4SGX230N/C2 功能描述:EP4SGX230KF40C2N Stratix? IV GX FPGA Evaluation Board 制造商:altera 系列:Stratix? IV GX 零件状态:过期 类型:FPGA 配套使用产品/相关产品:EP4SGX230KF40C2N 内容:板,线缆,电源 标准包装:1
DK-DEV-4SGX530N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4SGX530 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5AGTD7N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGTD7K3F40I3N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5AGXB3N/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGXFB3H6F ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5ASTD5N 功能描述:KIT DEV ARRIA V FPGA 制造商:altera 系列:Arria V ST 零件状态:在售 类型:FPGA 配套使用产品/相关产品:Arria? V ST 内容:板 标准包装:1