- 您现在的位置：买卖IC网 > PDF目录24864 > 950812CGLF (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | 950812CGLF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封装： | 6.10 MM, 0.50 MM PITCH, GREEN, MO-153, TSSOP-56 |
| 文件页数： | 29/31页 |
| 文件大小： | 285K |
| 代理商： | 950812CGLF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页
7
ICS950812
0542H—04/08/05
Pin #
Name
0
1
PWD
Bit 7
35
FS4
Frequency Selection
RW
Disable
Enable
X
Bit 6
33
FS5
Frequency Selection
RW
Disable
Enable
X
Bit 5
33
3V66_0/FS5**
Output control
RW
Disable
Enable
1
Bit 4
35
3V66_1/VCH_CLK/FS4**
Output control
RW
Disable
Enable
1
Bit 3
24
66MHZ_IN/3V66_5
Output control
RW
Disable
Enable
1
Bit 2
23
66MHZ_OUT2/3V66_4
Output control
RW
Disable
Enable
1
Bit 1
22
66MHZ_OUT1/3V66_3
Output control
RW
Disable
Enable
1
Bit 0
21
66MHZ_OUT0/3V66_2
Output control
RW
Disable
Enable
1
Type
Control Function
Affected Pin
BYTE
4
Bit Control
Pin #
Name
0
1
PWD
Bit 7
X
-
Unused
-
0
Bit 6
X
-
Reserved
X
-
0
Bit 5
X
3V66(5:2)/66MHZ_OUT(2:0)
(See table 6)
Allow control of output with
assertion of CPU_STOP#.
X
Freerun
Not
Freerun
0
Bit 4
X
3V66(1:0) (See table 7)
Allow control of output with
assertion of CPU_STOP#.
X
Freerun
Not
Freerun
0
Bit 3
RW
-
0
Bit 2
RW
-
0
Bit 1
RW
-
0
Bit 0
RW
-
0
Note:
Control Function
00 = Medium (default), 01 = Low,
11,10 =High
Type
38
48MHz_DOT Slew Control
Affected Pin
BYTE
5
Functions in Byte 5 of CK408 were intended as a test and debug byte only.
00 = Medium (default), 01 = Low,
11,10 =High
Bit Control
48MHz_USB Slew Control
39
Pin #
Name
0
1
PWD
Bit 7
X
Revision ID Bit 3
R
-
X
Bit 6
X
Revision ID Bit 2
R
-
X
Bit 5
X
Revision ID Bit 1
R
-
X
Bit 4
X
Revision ID Bit 0
R
-
X
Bit 3
X
Vendor ID Bit 3
(Reserved)
R
-
0
Bit 2
X
Vendor ID Bit 2
(Reserved)
R
-
0
Bit 1
X
Vendor ID Bit 1
(Reserved)
R
-
0
Bit 0
X
Vendor ID Bit 0
(Reserved)
R
-
1
Revision ID Value Based on
Device Revision
Control Function
Type
Bit Control
Affected Pin
BYTE
6
Pin #
Name
0
1
PWD
Bit 7
X
-
Unused
R
-
0
Bit 6
X
-
Unused
R
-
0
Bit 5
X
-
Unused
R
-
0
Bit 4
X
-
Unused
R
-
0
Bit 3
X
-
Unused
R
-
0
Bit 2
X
-
Unused
R
-
0
Bit 1
X
-
Unused
R
-
0
Bit 0
X
-
Unused
R
-
0
Type
Control Function
Bit Control
Affected Pin
BYTE
7
Pin #
Name
0
1
PWD
Bit 7
X
-
(Reserved)
X
-
0
Bit 6
X
-
(Reserved)
X
-
0
Bit 5
X
-
(Reserved)
X
-
0
Bit 4
X
-
(Reserved)
X
-
0
Bit 3
X
-
R
-
1
Bit 2
X
-
R
-
1
Bit 1
X
-
R
-
1
Bit 0
X
-
R
-
1
Note: Byte 8 is for ICS test only. Do not write as system damage may occur. Bit(3:0) contain the readback Byte count.
Bit Control
Affected Pin
Control Function
Readback Byte Count
Type
BYTE
8
相关PDF资料 |
PDF描述 |
|---|---|
| 08056C103JAT4A | General Specifications |
| 950812YGLFT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950812YGT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950902DGLFT | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 08056C103JAT7A | Separating plate, width: 0.8 mm, color: gray - TS-GSK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 950812CGLFT | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 950812YFLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| 950812YGLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| 950813 | 制造商:Weidmuller 功能描述:NEXT 74/55/16, 4GP, ST, ZINC -EA - Bulk |
| 9508131 | 制造商:Molex 功能描述: |
发布紧急采购，3分钟左右您将得到回复。