- 您现在的位置：买卖IC网 > PDF目录24864 > 950812CGLF (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | 950812CGLF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封装： | 6.10 MM, 0.50 MM PITCH, GREEN, MO-153, TSSOP-56 |
| 文件页数： | 16/31页 |
| 文件大小： | 285K |
| 代理商： | 950812CGLF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
23
ICS950812
0542H—04/08/05
All 3V66 clocks are to be in phase with each other. All 66MHz_OUT clocks are to be in phase with each other. There is
NO phase relationship between the 3V66 clocks and the 66MHz_OUT and PCI clocks. In the case where 3V66_1 is
configured as 48MHz VCH clock, there is no defined phase relationship between 3V66_1_VCH and other 3V66 clocks.
The PCI group should lag 3V66 by the standard skew described below as Tpci.
The 66MHz_IN to 66MHz_OUT delay is shown in the figure below and is specified to be within a min and max propagation
value.
Buffered Mode - 3V66[0:1], 66MHz_IN, 66MHz_OUT[0:2] and PCI Phase Relationship
Group to Group Skews at Common Transition Edges: Buffered Mode
GROUP
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
66MHz_IN 66MHz_OUT
1,2
Tpd
Propogation delay from
66MHz_IN to 66MHz_OUT (2:0)
2.5
2.9
4.5
ns
66MHz_OUT to PCI
1,2
Tpci
66MHz_OUT (2:0) leads 33 MHz
PCICLK
1.5
3.5
ns
1Guaranteed by design, not 100% tested in production.
2500ps Tolerance
E_PCICLK to PCICLK Skews
GROUP
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
TE_PCI-PCI1
E_PCICLK1 (pin 11)=0
E_PCICLK3 (pin 13)=1
0.3
0.5
0.7
ns
TE_PCI-PCI2
E_PCICLK1 (pin 11)=1
E_PCICLK3 (pin 13)=0
0.8
1.0
1.2
ns
TE_PCI-PCI3
E_PCICLK1 (pin 11)=1
E_PCICLK3 (pin 13)=1
1.3
1.5
1.7
ns
1Guaranteed by design, not 100% tested in production.
E_PCICLK to PCICLK
1
66MHz_IN
66MHz_OUT
3V66
Tpd
Tpci
No Relationship
E_PCICLK (3,1)
Tepci
PCICLK_F (2:0) PCICLK (6:0)
相关PDF资料 |
PDF描述 |
|---|---|
| 08056C103JAT4A | General Specifications |
| 950812YGLFT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950812YGT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 950902DGLFT | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 08056C103JAT7A | Separating plate, width: 0.8 mm, color: gray - TS-GSK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 950812CGLFT | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 950812YFLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| 950812YGLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Frequency Generator with 200MHz Differential CPU Clocks |
| 950813 | 制造商:Weidmuller 功能描述:NEXT 74/55/16, 4GP, ST, ZINC -EA - Bulk |
| 9508131 | 制造商:Molex 功能描述: |
发布紧急采购，3分钟左右您将得到回复。