参数资料
型号: XC6SLX100T-2FG484I
厂商: Xilinx Inc
文件页数: 44/89页
文件大小: 0K
描述: IC FPGA SPARTAN 6 484FGGBGA
标准包装: 60
系列: Spartan® 6 LXT
LAB/CLB数: 7911
逻辑元件/单元数: 101261
RAM 位总计: 4939776
输入/输出数: 296
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 484-BBGA
供应商设备封装: 484-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
49
CLB Distributed RAM Switching Characteristics (SLICEM Only)
CLB Shift Register Switching Characteristics (SLICEM Only)
Table 41: CLB Distributed RAM Switching Characteristics (SLICEM Only)
Symbol
Description
Speed Grade
Units
-3
-3N
-2
-1L
Sequential Delays
TSHCKO
Clock to A – D outputs
1.26
1.55
2.35
ns, Max
Clock to A – D outputs (direct output path)
0.96
1.20
1.87
ns, Max
Setup and Hold Times Before/After Clock CLK
TDS/TDH
AX – DX or AI – DI inputs to CLK
0.59/
0.17
0.73/
0.22
0.73/
0.22
1.17/
0.33
ns, Min
TAS/TAH
Address An inputs to clock for XC devices
0.28/
0.35
0.32/
0.42
0.32/
0.42
0.26/
0.71
ns, Min
Address An inputs to clock for XA and XQ devices
0.28/
0.51
N/A
0.32/
0.51
0.26/
0.71
ns, Min
TWS/TWH
WE input to clock
0.31/
–0.08
0.37/
–0.08
0.37/
–0.08
0.59/
–0.27
ns, Min
TCECK/TCKCE
CE input to CLK
0.31/
–0.08
0.37/
–0.08
0.37/
–0.08
0.59/
–0.27
ns, Min
Table 42: CLB Shift Register Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-3N
-2
-1L
Sequential Delays
TREG
Clock to A – D outputs
1.35
1.78
2.74
ns, Max
Clock to A – D outputs (direct output path)
1.24
1.65
2.48
ns, Max
Setup and Hold Times Before/After Clock CLK
TWS/TWH
WE input to CLK
0.20/
–0.07
0.24/
–0.07
0.24/
–0.07
0.29/
–0.27
ns, Min
TCECK/TCKCE
CE input to CLK for XC devices
0.30/
0.30
0.30/
0.38
0.30/
0.38
0.82/
–0.41
ns, Min
CE input to CLK for XA and XQ devices
0.32/
0.30
N/A
0.40/
0.38
0.82/
–0.41
ns, Min
TDS/TDH
AX – DX or AI – DI inputs to CLK
0.07/
0.11
0.09/
0.14
0.09/
0.14
0.11/
0.23
ns, Min
相关PDF资料
PDF描述
24LC256T-I/ST IC EEPROM 256KBIT 400KHZ 8TSSOP
7-745129-1 CONN FERRULE INNER CRIMP DB15-37
1478764-2 CRIMP KIT 7.5MM
1478764-1 CRIMP KIT 6.0MM
1478764-4 CRIMP KIT 9.5MM
相关代理商/技术参数
参数描述
XC6SLX100T-2FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 376 I/O 676FCBGA 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 676BGA
XC6SLX100T-2FG676I 功能描述:IC FPGA SPARTAN 6 676FGGBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-2FG900C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 900BGA
XC6SLX100T-2FG900I 功能描述:IC FPGA SPARTAN 6 900FGGBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-2FGG484C 功能描述:IC FPGA SPARTAN 6 101K 484FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5