参数资料
型号: MPC8544DS
厂商: Freescale Semiconductor
文件页数: 56/117页
文件大小: 0K
描述: BOARD DEVELOPMENT SYSTEM 8544
标准包装: 1
系列: PowerQUICC III™
类型: MPU
适用于相关产品: MPC8544
所含物品:
相关产品: MPC8544EDVTANG-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544EDVTALF-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544EAVTARJ-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544EAVTAQG-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544EAVTANG-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544EAVTALF-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544DVTANG-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544DVTALF-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544AVTARJ-ND - IC MPU POWERQUICC III 783-FCBGA
MPC8544AVTAQG-ND - IC MPU POWERQUICC III 783-FCBGA
更多...
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 6
Freescale Semiconductor
43
Ethernet Management Interface Electrical Characteristics
Figure 26 shows the MII management AC timing diagram.
Figure 26. MII Management Interface Timing Diagram
MDC fall time
tMDHF
——
10
ns
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMDKHDX symbolizes management
data timing (MD) for the time tMDC from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time.
Also, tMDDVKH symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state
(V) relative to the tMDC clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter
convention is used with the appropriate letter: R (rise) or F (fall).
2. This parameter is dependent on the platform clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of
the MgmtClk Clock EC_MDC).
3. This parameter is dependent on the platform clock frequency. The delay is equal to 16 platform clock periods ±3 ns. For
example, with a platform clock of 333 MHz, the min/max delay is 48 ns ± 3 ns. Similarly, if the platform clock is 400 MHz, the
min/max delay is 40 ns ± 3 ns).
4. tplb_clk is the platform (CCB) clock.
Table 41. MII Management AC Timing Specifications (continued)
At recommended operating conditions with OVDD is 3.3 V ± 5%.
Parameter/Condition
Symbol1
Min
Typ
Max
Unit
Notes
MDC
tMDDXKH
tMDC
tMDCH
tMDCR
tMDCF
tMDDVKH
tMDKHDX
MDIO
(Input)
(Output)
相关PDF资料
PDF描述
KITPRESSURE1EVB KIT EVALUATION SENSOR TOOLBOX
RBC18DRYI CONN EDGECARD 36POS DIP .100 SLD
AIRD-02-6R8K INDUCTOR PWR DRUM CORE 6.8UH
VI-J5W-EZ CONVERTER MOD DC/DC 5.5V 25W
AT-S-26-4/4/S-14-R MOD CORD STANDARD 4-4 SILVER 14'
相关代理商/技术参数
参数描述
MPC8544DVTALF 功能描述:微处理器 - MPU PQ3 8544 COMMERCIAL RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8544DVTALFA 功能描述:数字信号处理器和控制器 - DSP, DSC PQ38K 8544 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MPC8544DVTANG 功能描述:微处理器 - MPU PQ3 8544 COMMERCIAL RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8544DVTANGA 功能描述:数字信号处理器和控制器 - DSP, DSC PQ38K 8544 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MPC8544EAVTALF 功能描述:微处理器 - MPU PQ3 8544E Netwrk Comm Indstrl Cntrl RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324