- 您现在的位置：买卖IC网 > PDF目录5229 > LTC3733CG#PBF (Linear Technology)IC CTRLR BUCK AMD 3PHASE 36-SSOP PDF资料下载
参数资料
| 型号： | LTC3733CG#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 24/32页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR BUCK AMD 3PHASE 36-SSOP |
| 标准包装： | 37 |
| 应用： | 控制器，AMD |
| 输入电压： | 4 V ~ 36 V |
| 输出数： | 1 |
| 输出电压： | 0.8 V ~ 1.55 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 36-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 36-SSOP |
| 包装： | 管件 |
| 产品目录页面： | 1339 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页
LTC3733/LTC3733-1
APPLICATIO S I FOR ATIO
The output voltage will be set by the VID code according
to Table 1.
The power dissipation on the topside MOSFET can be
estimated. Using a Fairchild FDS6688 for example, R DS(ON)
= 7m ? , C MILLER = 15nC/15V = 1000pF. At maximum input
voltage with T(estimated) = 50 ° C:
IC. These items are also illustrated graphically in the layout
diagram of Figure 10. Check the following in the PC layout:
1) Are the signal and power ground paths isolated? Keep the
SGND at one end of a printed circuit path thus preventing
MOSFET currents from traveling under the IC. The IC signal
ground pin should be used to hook up all control circuitry
P MAIN ≈
1 . 8 V
20 V
( 15 ) 2 [ 1 + ( 0 . 005 ) ( 50 ° C ? 25 ° C ) ]
on one side of the IC, routing the copper through SGND,
under the IC covering the “shadow” of the package, connect-
ing to the PGND pin and then continuing on to the (–) plates
0 . 007 ? + ( 20 ) ?
? ( 2 ? )( 1000 pF )
2 ? 45 A ?
? ( 2 )( 3 ) ?
of C IN and C OUT . The V CC decoupling capacitor should be
placed immediately adjacent to the IC between the V CC pin
and PGND. A 1 μ F ceramic capacitor of the X7R or X5R type
?
? ( 400 kHz ) = 2 . 2 W
? 1
? 5 V – 1 . 8 V
+
1 ?
1 . 8 V ?
issmallenoughtofitveryclosetotheICtominimizetheill
effects of the large current pulses drawn to drive the bottom
MOSFETs. An additional 5 μ F to 10uF of ceramic, tantalum
The worst-case power dissipation by the synchronous
MOSFET under normal operating conditions at elevated
ambient temperature and estimated 50 ° C junction tem-
perature rise is:
or other very low ESR capacitance is recommended in or-
der to keep the internal IC supply quiet. The power ground
returns to the sources of the bottom N-channel MOSFETs,
anodes of the Schottky diodes and (–) plates of C IN , which
P SYNC =
20 V ? 1 .3 V
20 V
( 15 A ) ( 2 1 . 25 ) ( 0 . 007 ? ) = 1 . 84 W
should have as short lead lengths as possible.
2) Does the IC IN + pin connect to the (+) plates of C OUT ?
A 30pF to 300pF feedforward capacitor between the
A short circuit to ground will result in a folded back current
of:
DIFFOUT and EAIN pins should be placed as close as
possible to the IC.
25 mV 1 ? 150 ns ( 20 V ) ?
( 2 + 3 ) m ? 2 ? 0 . 6 μ H ? ?
I SC ≈
+ ?
= 7 . 5 A
3) Are the SENSE – and SENSE + printed circuit traces for
each channel routed together with minimum PC trace
spacing? The filter capacitors between SENSE + and SENSE –
with a typical value of R DS(ON) and d = (0.005/ ° C)(50 ° C) =
0.25. The resulting power dissipated in the bottom MOSFET
is:
P SYNC = (7.5A) 2 (1.25)(0.007 ? ) ≈ 0.5W
which is less than one third of the normal, full load
conditions. Incidentally, since the load no longer dissi-
pates any power, total system power is decreased by over
90%. Therefore, the system actually cools significantly
during a shorted condition!
PC Board Layout Checklist
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of the
for each channel should be as close as possible to the pins
of the IC. Connect the SENSE – and SENSE + pins to the pads
of the sense resistor as illustrated in Figure 11.
4) Do the (+) plates of C IN connect to the drains of the
topside MOSFETs as closely as possible? This capacitor
provides the pulsed current to the MOSFETs.
5) Keep the switching nodes, SWITCH, BOOST and TG
away from sensitive small-signal nodes. Ideally the
SWITCH, BOOST and TG printed circuit traces should be
routed away and separated from the IC and the “quiet” side
of the IC.
6) The filter capacitors between the I TH and SGND pins
should be as close as possible to the pins of the IC.
3733f
24
相关PDF资料 |
PDF描述 |
|---|---|
| RMM18DTBT | CONN EDGECARD 36POS R/A .156 SLD |
| ESM06DRST-S664 | CONN EDGECARD 12POS DIP .156 SLD |
| LT1580IQ | IC LDO REGULATOR 7A ADJ DDPKA-5 |
| RGM18DTBT | CONN EDGECARD 36POS R/A .156 SLD |
| GEM40DRST-S288 | CONN EDGECARD 80POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC3733CUHF-1 | 功能描述:IC CTRLR BUCK 3PH AMD CPU 38-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC3733CUHF-1#PBF | 功能描述:IC CTRLR BUCK 3PH AMD CPU 38-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC3733CUHF-1#TR | 功能描述:IC CTRLR BUCK 3PH AMD CPU 38-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC3733CUHF-1#TRPBF | 功能描述:IC CTRLR BUCK 3PH AMD CPU 38-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC3734EUH | 功能描述:IC CTRLR DC/DC 1PH HI EFF 32QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。