参数资料
型号: EVAL-ADUC7029QSZ
厂商: Analog Devices Inc
文件页数: 15/104页
文件大小: 0K
描述: EVAL DEV SYSTEM FOR ADUC7029
设计资源: ADuC70xx Serial Download Protocol
ADuC7029 Dev System Schematic
标准包装: 1
系列: *
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 18 of 104
Table 8. SPI Slave Mode Timing (Phsae Mode = 1)
Parameter
Description
Min
Typ
Max
Unit
t
CS
CS to SCLK edge1
(2 × tHCLK) + (2 × tUCLK)
ns
tSL
SCLK low pulse width2
(SPIDIV + 1) × tHCLK
ns
tSH
SCLK high pulse width2
(SPIDIV + 1) × tHCLK
ns
tDAV
Data output valid after SCLK edge
25
ns
tDSU
Data input setup time before SCLK edge1
1 × tUCLK
ns
tDHD
Data input hold time after SCLK edge1
2 × tUCLK
ns
tDF
Data output fall time
5
12.5
ns
tDR
Data output rise time
5
12.5
ns
tSR
SCLK rise time
5
12.5
ns
tSF
SCLK fall time
5
12.5
ns
tSFS
CS high after SCLK edge
0
ns
1 tUCLK = 23.9 ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider; see Figure 67.
2 tHCLK depends on the clock divider or CD bits in the POWCONMMR. tHCLK = tUCLK/2CD; see Figure 67.
04
95
5-
0
57
SCLK
(POLARITY = 0)
CS
SCLK
(POLARITY = 1)
tSH
tSL
tSR
tSF
tSFS
MISO
MSB
BITS 6 TO 1
LSB
MOSI
MSB IN
BITS 6 TO 1
LSB IN
tDHD
tDSU
tDAV
tDR
tDF
tCS
Figure 17. SPI Slave Mode Timing (Phase Mode = 1)
相关PDF资料
PDF描述
EVAL-ADUC824QSZ KIT DEV QUICK START ADUC824
RPS-1K-22-18/2.0-9 HEAT SHRINK SLEEVE
EBM31DCMN CONN EDGECARD 62POS .156 WW
REC5-243.3DRWZ/H/B CONV DC/DC 5W 9-36VIN +/-3.3V
ADR06WARZ-R7 IC VREF SERIES PREC 3V 8SOIC
相关代理商/技术参数
参数描述
EVAL-ADUC7029QSZ 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C
EVAL-ADUC7032QSPZ 制造商:Analog Devices 功能描述:EVAL BD FOR ADUC7032 - Bulk
EVAL-ADUC7033QSPZ 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk
EVAL-ADUC7034QSPZ 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits)
EVAL-ADUC7036QSPZ 功能描述:BOARD EVAL FOR ADUC7036 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:QuickStart™ PLUS 套件 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源