参数资料
| 型号： | XRT73LC00AIVTR |
| 厂商： | Exar Corporation |
| 文件页数： | 3/61页 |
| 文件大小： | 0K |
| 描述： | IC LIU STS1/DS3/E3 SGL 44TQFP |
| 标准包装： | 1,000 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 1/1 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 带卷 (TR) |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
XRT73LC00A
8
REV. 1.0.2
E3/DS3/STS-1 LINE INTERFACE UNIT
22
CS/(DR/SR)
I
Microprocessor Serial Interface - Chip Select/Encoder and Decoder Disable
The function of this input pin depends upon whether the XRT73LC00A is operat-
ing in the HOST or the Hardware Mode.
HOST Mode - Chip Select Input:
The Local Microprocessor must assert this pin (e.g., set it to “0”) in order to
enable communication with the XRT73LC00A via the Microprocessor Serial
Interface.
Hardware Mode - Dual-Rail/Single-Rail Select Input:
Setting this input pin “High” configures the XRT73LC00A to operate in the Dual-
Rail Mode. When the XRT73LC00A is operating in this mode, then the Receive
Section of the LIU IC outputs the Recovered Data via both RPOS and RNEG
output pins.
Setting this input pin “Low” configures the XRT73LC00AXRT73LC00A to oper-
ate in the Single-Rail Mode. When the XRT73LC00A is operating in this mode,
the Receive Section of the LIU IC outputs the Recovered Data via the RPOS
output pin in a binary data stream. No data will output via the RNEG output pin.
23
RLOL
O
Receive Loss of Lock Output Indicator
This output pin toggles “High” if the XRT73LC00A has detected a Loss of Lock
Condition. The XRT73LC00A declares an LOL (Loss of Lock) Condition if the
recovered clock frequency deviates from the Reference Clock frequency (avail-
able at the EXCLK input pin) by more than 0.5%.
NOTE: The RCLK1/2 output pins are sourced by the signal applied at the EXCLK
input pin anytime the XRT73LC00A declares an LOL condition.
24
RLOS
O
Receive Loss of Signal Output Indicator
This output pin toggles “High” if the XRT73LC00A has detected a Loss of Signal
Condition in the incoming line signal.
The criteria the XRT73LC00A uses to declare an LOS Condition depends upon
whether the device is operating in the E3 or DS3/STS-1 Mode.
25
DGND
****
Digital Ground
26
DVDD
****
Digital Power Supply
27
EXCLK
I
External Reference Clock Input:
Apply a line-rate clock signal to this input pin. This signal is a 34.368MHz clock
signal for E3 applications, a 44.736 MHz clock signal for DS3 applications or a
51.84 MHz clock signal for SONET STS-1 applications.
NOTE: This input pin functions as the source of the RxCLK output clock signal
any time the XRT73LC00A declares an LOL condition.
28
RxDGND
****
Receiver Digital Ground
29
RxDVDD
****
Receiver Digital Power Supply
PIN DESCRIPTION
PIN #SYMBOL
TYPE
DESCRIPTION
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V3641L15PFG8 | IC SYNCFIFO 1024X36 15NS 120TQFP |
| IDT72V3641L15PF8 | IC SYNCFIFO 1024X36 15NS 120TQFP |
| VI-B61-IV-F2 | CONVERTER MOD DC/DC 12V 150W |
| VE-BNX-MY | CONVERTER MOD DC/DC 5.2V 50W |
| VI-B4Z-IV-B1 | CONVERTER MOD DC/DC 2V 60W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT73LC00AIVTR-F | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73LC00IV | 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A_08 | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03AES | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。