- 您现在的位置：买卖IC网 > PDF目录19743 > TPS2346PW (Texas Instruments)IC HOT SWAP POWER MGR 24-TSSOP PDF资料下载
参数资料
| 型号： | TPS2346PW |
| 厂商： | Texas Instruments |
| 文件页数： | 18/30页 |
| 文件大小： | 490K |
| 描述： | IC HOT SWAP POWER MGR 24-TSSOP |
| 标准包装： | 60 |
| 类型： | 热交换控制器 |
| 应用： | 光纤学网络（ONET） |
| 内部开关： | 无 |
| 电源电压： | -5.2V，3.3V，5V，5.15V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 管件 |
| 其它名称： | 296-12956-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
TPS2346
SLUS529 MAY 2002
18
www.ti.com
APPLICATION INFORMATION
The TPS2346 is shown in the typical application diagram being used in conjunction with a connector providing
three levels of pin staging. Although not an absolute requirement for device operation, pin staging provides
several benefits to the overall performance of the hot swap circuit. In order to use the precharge function
provided by the TPS2346, a minimum of two levels of staging is needed. The precharge supply is derived from
the 5-V supply input (VIN2); therefore, this supply must be present at some time before the boards bus lines
make contact with the backplane address/data bus in order to allow precharge before mating. A second benefit
of pin staging is it provides a mechanism for current-limited charging of the early power planes. Early power is
any plane which is on the unswitched side of the hot swap interface. Parasitic capacitance associated with the
interconnect system and the PCB planes, along with any bypass capacitance of the interface devices (e.g., the
hot swap controller, bus switches, the bridge device) appears on the input side of the connection hardware.
Therefore, it can still induce current spikes during hot swap even though the bulk capacitance is isolated. If
longer power pins are provided by the connector, they can be used for charging this smaller input capacitance
via simple resistive limiting. The resistors are subsequently bypassed when shorter power pins mate to establish
the low impedance power connection.
Finally, if a third level of staging is implemented, one of the shortest pins should be assigned to the ENABLE
input, as shown in the diagram. This helps ensure that all four supply voltages are stabilized at the controller
inputs before the ENABLE
can be asserted. It also allows this input to be grounded on the backplane in systems
not implementing individual slot control of plug-in electrical connection status.
Sense resistors R1 through R4 connect between the VINx and CSx pins of their respective supplies, and
provide load current magnitude information to the TPS2346. To turn on the negative voltage channel, the device
pulls the gate of MOSFET Q4 towards ground potential. Resistor R5 provides a gate pull down when the LCA
turns off, as the Channel 4 LCA does not drive to the negative rail.
Resistor R7 provides a pull-up on the ENABLE
pin. This should be provided on-board, so that it is present
regardless of the connection status of this pin during hot swap events. Resistor R6 provides a pull-up on the
opendrain PG
signal; a 10-k& resistor should suffice for this function. These two pull-ups are shown connected
to the early 5.15-V supply; they could conceivably be connected to any of the positive early plane voltages. For
most reliable operation, R7 should be connected to any of the earliest power pins, if pin timing is established
via a staged-pin connector; otherwise, it should be tied to VIN1 as shown.
A capacitor with a value between 0.1 礔 and 1 礔 (C3 in the diagram) is required between the CPUMP pin and
ground. This capacitor provides charge storage for the on-board charge pump. A 0.1-礔 ceramic is sufficient
for most applications.
ramp-up sequence
A successful ramp-up of the four back-end supplies consists of five pulses on the TPS2346 IRAMP pin. One
load voltage is ramped up during each of the first four IRAMP pulses. The fifth pulse enables the fault logic of
the last channel to turn on (Channel 4). This is shown graphically in Figure 19.
相关PDF资料 |
PDF描述 |
|---|---|
| HSC31DRYH-S734 | CONN EDGECARD 62POS DIP .100 SLD |
| P-150SCS/A02 | BATTERY 1500MAH 1.2V SC NICAD |
| MIC29310-5.0BT | IC REG LDO 5V 3A TO-220-3 |
| LC5256MB-5F256I | IC XPLD 256MC 5NS 256FPBGA |
| GRM32NR72A823KA01L | CAP CER 0.082UF 100V X7R 1210 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TPS2346PWR | 功能描述:热插拔功率分布 Optical Network Hot Swap Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| TPS2346PWRG4 | 功能描述:热插拔功率分布 Optical Network Hot Swap Controller RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| TPS2350D | 功能描述:热插拔功率分布 Pwr Mngr for Redund -48V Supplies RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| TPS2350DG4 | 功能描述:热插拔功率分布 Pwr Mngr for Redund -48V Supplies RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
| TPS2350DR | 功能描述:热插拔功率分布 Pwr Mngr for Redund -48V Supplies RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。