- 您现在的位置：买卖IC网 > PDF目录98217 > THS10064CDAR (TEXAS INSTRUMENTS INC) 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 PDF资料下载
参数资料
| 型号： | THS10064CDAR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| 封装： | GREEN, PLASTIC, TSSOP-32 |
| 文件页数： | 28/42页 |
| 文件大小： | 527K |
| 代理商： | THS10064CDAR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
THS10064
SLAS255B – DECEMBER 1999 – REVISED DECEMBER 2002
www.ti.com
34
A differential operation is desired for many applications. Figure 43 shows a simplified model for the analog inputs
AINM and AINP, which are configured for differential operation. This configuration has a few advantages, which are
discussed in the following paragraphs.
10-Bit
ADC
VREFP
VREFM
AINP
Σ
VADC
AINM
+
–
Figure 43. Differential Input Stage
In comparison to the single-ended configuration it can be seen that the voltage, VADC, which is applied at the input
of the ADC is the difference between the input AINP and AINM. This means that VREFM defines the minimum voltage
(VADC) which can be applied to the ADC. VREFP defines the maximum voltage (VADC) which can be applied to the
ADC. The voltage VADC can be calculated as follows:
V
ADC +
ABS(AINP–AINM)
An advantage to single-ended operation is that the common-mode voltage
V
CM +
AINM
) AINP
2
can be rejected in the differential configuration, if the following condition for the analog input voltages is true:
AGND
v AINM, AINP v AV
DD
1V
v V
CM v
4V
In addition to the common-mode voltage rejection, the differential operation allows a dc-offset rejection which is
common to both analog inputs. See Figure 45.
SINGLE-ENDED MODE OF OPERATION
The THS10064 can be configured for single-ended operation using dc- or ac-coupling. In either case, the input of
the THS10064 must be driven from an operational amplifier that does not degrade the ADC performance. Because
the THS10064 operates from a 5-V single supply, it is necessary to level-shift ground-based bipolar signals to comply
with its input requirements. This can be achieved with dc- and ac-coupling. An application example is shown for
dc-coupled level shifting in the following section, dc-coupling.
(2)
(3)
(4)
(5)
相关PDF资料 |
PDF描述 |
|---|---|
| THS10064IDAR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS10064IDAG4 | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1007CDA | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1007CDAR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS1007CDAG4 | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| THS10064CDARG4 | 功能描述:模数转换器 - ADC 10-Bit 6 MSPS Quad Ch DSP/uP Ifc RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| THS10064DA | 制造商:TI 制造商全称:Texas Instruments 功能描述:10-BIT 6 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER |
| THS10064EVM | 制造商:Texas Instruments 功能描述:THS10064 10-BIT, 6 MSPS, DC EVM - Bulk |
| THS10064IDA | 功能描述:模数转换器 - ADC 10-Bit 6 MSPS Quad Ch DSP/uP Ifc RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| THS10064IDAG4 | 功能描述:模数转换器 - ADC 10B 6 MSPS ADC Quad Ch. DSP/uP Interface RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。