- 您现在的位置：买卖IC网 > PDF目录98215 > TFP101ACPZP (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | TFP101ACPZP |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100 |
| 文件页数： | 6/22页 |
| 文件大小： | 285K |
| 代理商： | TFP101ACPZP |
TFP101, TFP101A
TI PanelBus
DIGITAL RECEIVER
SLDS119 - MARCH 2000
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description (continued)
TFP101A incorporates HSYNC jitter immunity
Several DVI transmitters available in the market introduce jitter on the transmitted HSYNC and VSYNC signals
during the TMDS encryption process. The HSYNC signal can shift by one pixel position (one clock) from nominal
in either direction, resulting in up to two cycles of HSYNC shift. This jitter carries through to the DVI receiver,
and if the position of HSYNC shifts continuously, the receiver can lose track of the input timing and pixel noise
will occur on the display. This jitter problem has been shown to be extremely visible on 1280 x 1024 at 85 Hz
CRT monitors and other DVI displays. For this reason, a DVI compliant receiver with HSYNC jitter immunity
should be used in all displays that could be connected to host PCs with transmitters that have this HSYNC jitter
problem.
The TFP101A integrates HSYNC regeneration circuitry that provides a seamless interface to these
noncompliant transmitters. The position of the data enable (DE) signal is always fixed in relation to data,
irrespective of the location of HSYNC. The TFP101A receiver uses the DE and clock signals recreate stable
vertical and horizontal sync signals. The circuit filters the HSYNC output of the receiver, and HSYNC is shifted
to the nearest eighth bit boundary, producing a stable output with respect to data, as shown in Figure 5. This
will ensure accurate data synchronization at the input of the display timing controller.
This HSYNC regeneration circuit is transparent to the monitor and need not be removed even if the transmitted
HSYNC is stable. For example, the PanelBus line if DVI 1.0 compliant transmitters, such as the TFP6422 and
TFP420, do not have the HSYNC jitter problem. The TFP101A will operate correctly with either compliant or
noncompliant transmitters. In contrast, the TFP101 is ideal for customers who have control over the transmit
portion of the designsuch as bundled system manufacturers and for internal monitor use (the DVI connection
between monitor and panel modules).
HSYNC Shift by
± 1 Clock
ODCK
HSYNC IN
DE
HSYNC OUT
Figure 16. HSYNC Regeneration Timing Diagram
ADV
ANCE
INFORMA
TION
相关PDF资料 |
PDF描述 |
|---|---|
| TFP101CPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TFP201ACPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TFP201CPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TFP401ACPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TFP401CPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TFP101APZP | 功能描述:显示接口集成电路 PanelBus DVI Rcvr 86MHz HSYNC fix RoHS:否 制造商:Texas Instruments 电源电流:125 mA 工作温度范围:- 40 C to + 105 C 封装 / 箱体:WQFN-60 封装:Reel |
| TFP101APZPG4 | 功能描述:显示接口集成电路 PanelBus DVI Rcvr RoHS:否 制造商:Texas Instruments 电源电流:125 mA 工作温度范围:- 40 C to + 105 C 封装 / 箱体:WQFN-60 封装:Reel |
| TFP101PZP | 功能描述:显示接口集成电路 PanelBus DVI Receiver 86MHz RoHS:否 制造商:Texas Instruments 电源电流:125 mA 工作温度范围:- 40 C to + 105 C 封装 / 箱体:WQFN-60 封装:Reel |
| TFP101PZPG4 | 功能描述:显示接口集成电路 PanelBus DVI Rcvr RoHS:否 制造商:Texas Instruments 电源电流:125 mA 工作温度范围:- 40 C to + 105 C 封装 / 箱体:WQFN-60 封装:Reel |
| TFP101SS | 制造商:Pentair Technical Products / Hoffman 功能描述:115V,50/60Hz,64/80W,0.58/0.70A |
发布紧急采购，3分钟左右您将得到回复。