- 您现在的位置：买卖IC网 > PDF目录21894 > SI4123-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI4123 PDF资料下载
参数资料
| 型号： | SI4123-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 35/36页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR SI4123 |
| 标准包装： | 1 |
| 类型： | 合成器 |
| 适用于相关产品： | SI4123 |
| 所含物品： | 板和光盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页
Si4133
8
Rev. 1.61
Table 5. RF and IF Synthesizer Characteristics
(VDD = 2.7 to 3.6 V, TA = –40 to 85 °C)
Parameter1
Symbol
Test Condition
Min
Typ
Max
Unit
XIN Input Frequency
f
REF
2—
26
MHz
Reference Amplifier Sensitivity
VREF
0.5
—
VDD
+0.3 V
VPP
Phase Detector Update Frequency
f
f= fREF/R
0.010
—
1.0
MHz
RF1 VCO Center Frequency Range
fCEN
947
—
1720
MHz
RF1 VCO Tuning Range2
Extended frequency
operation
1850
—
2050
MHz
RF2 VCO Center Frequency Range
fCEN
789
—
1429
MHz
RF Tuning Range from fCEN
Note: LEXT ±10%
–5
—
5
%
IF VCO Center Frequency Range
fCEN
526
—
952
MHz
IFOUT Tuning Range
with IFDIV
62.5
—
1000
MHz
IFOUT Tuning Range from fCEN
Note: LEXT ±10%
–5
—
5
%
RF1 VCO Pushing
Open loop
—
500
—
kHz/V
RF2 VCO Pushing
—
400
—
kHz/V
IF VCO Pushing
—
300
—
kHz/V
RF1 VCO Pulling
VSWR = 2:1, all
phases, open loop
—
400
—
kHzPP
RF2 VCO Pulling
—
300
—
kHzPP
IF VCO Pulling
—
100
—
kHzPP
RF1 Phase Noise
1 MHz offset
—
–132
—
dBc/Hz
RF1 Integrated Phase Error
10 Hz to 100 kHz
—
0.9
—
degrees
rms
RF2 Phase Noise
1 MHz offset
—
–134
—
dBc/Hz
RF2 Integrated Phase Error
10 Hz to 100 kHz
—
0.7
—
degrees
rms
IF Phase Noise
100 kHz offset
—
–117
—
dBc/Hz
IF Integrated Phase Error
100 Hz to 100 kHz
—
0.4
—
degrees
rms
Notes:
1. f = 200 kHz, RF1 = 1.6 GHz, RF2 = 1.2 GHz, IFOUT = 550 MHz, LPWR = 0, for all parameters unless otherwise noted.
2. Extended frequency operation only. VDD 3.0 V, QFN only, VCO Tuning Range fixed by directly shorting the RFLA and
RFLB pins. See Application Note 41 for more details on the Si4133 extended frequency operation.
3. From powerup request (PWDN
or SEN during a write of 1 to bits PDIB and PDRB in Register 2) to RF and IF
synthesizers ready (settled to within 0.1 ppm frequency error).
4. From powerdown request (PWDN
, or SENduring a write of 0 to bits PDIB and PDRB in Register 2) to supply current
equal to IPWDN.
相关PDF资料 |
PDF描述 |
|---|---|
| ZMN2400DK | KIT DEV ZIGBEE MOD ZMN2400 1MW |
| CME8000-DB | BOARD DEMO FOR CME8000 |
| SI4122-EVB | BOARD EVALUATION FOR SI4122 |
| PSL0101WBFC1 | LED WHITE 75LM 350MA 3000K SSML |
| PSL0101WBFA1 | LED WHITE 100LM 350MA 3000K SSML |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI4123G | 制造商:SILABS 制造商全称:SILABS 功能描述:DUAL-BAND RF SYNTHESIZER WITH INTEGRATED VCOS FOR GSM AND GPRS WIRELESS COMMUNICATIONS |
| SI4123G-BM | 制造商:Silicon Laboratories Inc 功能描述: |
| SI4123G-BMR | 功能描述:锁相环 - PLL CONTACT SILICON LABS FOR AVAILABILITY RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| SI4123G-BT | 制造商:SILABS 制造商全称:SILABS 功能描述:DUAL-BAND RF SYNTHESIZER WITH INTEGRATED VCOS FOR GSM AND GPRS WIRELESS COMMUNICATIONS |
发布紧急采购，3分钟左右您将得到回复。