参数资料
| 型号： | PCA9500BS,118 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 26/26页 |
| 文件大小： | 0K |
| 描述： | IC I/O EXPANDER I2C 8B 16HVQFN |
| 产品培训模块： | I²C Bus Fundamentals |
| 特色产品： | NXP - I2C Interface |
| 标准包装： | 1 |
| 接口： | I²C，SM 总线 |
| 输入/输出数： | 8 |
| 中断输出： | 无 |
| 频率 - 时钟： | 400kHz |
| 电源电压： | 2.5 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-VQFN 裸露焊盘 |
| 供应商设备封装： | 16-HVQFN |
| 包装： | 标准包装 |
| 包括： | EEPROM，POR |
| 产品目录页面： | 824 (CN2011-ZH PDF) |
| 其它名称： | 568-3351-6 |
PCA9500_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 15 April 2009
9 of 26
NXP Semiconductors
PCA9500
8-bit I2C-bus and SMBus I/O port with 2-kbit EEPROM
7.4.2.2
Random read
The PCA9500's random read mode allows the address to be read from to be specied by
the master. This is done by performing a dummy write to set the address counter to the
location to be read. The master must perform a byte write to the address location to be
read, but instead of transmitting the data after receiving the acknowledge from the
PCA9500, the master re-issues the START condition and memory slave address with the
R/W bit set to one. The PCA9500 will then transmit an acknowledge and use the next
eight clock cycles to transmit the data contained in the addressed location. The master
ceases the transmission by issuing the STOP condition after the eighth bit, omitting the
ninth clock cycle acknowledge.
7.4.2.3
Sequential read
The PCA9500 sequential read is an extension of either the current address read or
random read. If the master does not issue a STOP condition after it has received the
eighth data bit, but instead issues an acknowledge, the PCA9500 will increment the
address counter and use the next eight cycles to transmit the data from that location. The
master can continue this process to read the contents of the entire memory. Upon
reaching address 255 the counter will return to address 0 and continue transmitting data
until a STOP condition is received. The master ceases the transmission by issuing the
STOP condition after the eighth bit, omitting the ninth clock cycle acknowledge.
Fig 12. Current address read
1
A
S
slave address (memory)
START condition
R/W
acknowledge
from slave
002aae596
data from memory
SDA
0
1
0
A2 A1 A0
1
P
STOP condition
Fig 13. Random read
0
A
S
slave address (memory)
START condition
R/W
acknowledge
from slave
002aae597
word address
SDA
0
1
0
A2 A1 A0
1
P
STOP
condition
A
acknowledge
from slave
data from memory
A
acknowledge
from slave
1
S
slave address (memory)
START condition
R/W
0
1
0
A2 A1 A0
1
Fig 14. Sequential read
1
A
S
slave address (memory)
START condition
R/W
acknowledge
from slave
002aae598
data from memory
SDA
0
1
0
A2 A1 A0
1
P
STOP
condition
A
acknowledge
from master
data from memory
DATA n
data from memory
DATA n + 1
A
acknowledge
from master
DATA n + X
相关PDF资料 |
PDF描述 |
|---|---|
| 1-583864-3 | HOUSING CSTL 125 C/L 28 POS |
| 2-583861-5 | CONN CARDEDGE HSNG .100 36DL POS |
| PCA9672D,512 | IC I/O EXPANDER I2C 8B 16SOIC |
| PCA9672D,518 | IC I/O EXPANDER I2C 8B 16SOIC |
| 583859-9 | TW LF HSG 156 C/L |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PCA9500BSHP | 功能描述:接口-I/O扩展器 RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
| PCA9500D | 功能描述:接口-I/O扩展器 I/O EXPANDER W/2K EE RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
| PCA9500D,112 | 功能描述:接口-I/O扩展器 I/O EXPANDER W/2K EE RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
| PCA9500D,118 | 功能描述:接口-I/O扩展器 8BIT I2C RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
| PCA9500D,118-CUT TAPE | 制造商:NXP 功能描述:PCA9500 Series 8-Bit I2C and SMBus I/O Port w/ 2-kbit EEPROM - SOIC - 16 |
发布紧急采购，3分钟左右您将得到回复。