- 您现在的位置：买卖IC网 > PDF目录4042 > MC7410VU500LE (Freescale Semiconductor)IC MPU RISC 32BIT 360-FCCBGA PDF资料下载
参数资料
| 型号： | MC7410VU500LE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 45/56页 |
| 文件大小： | 0K |
| 描述： | IC MPU RISC 32BIT 360-FCCBGA |
| 标准包装： | 44 |
| 系列： | MPC74xx |
| 处理器类型： | 32-位 MPC74xx PowerPC |
| 速度： | 500MHz |
| 电压： | 1.8V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 360-BCBGA，FCCBGA |
| 供应商设备封装： | 360-FCCBGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
Freescale Semiconductor
5
Features
— Store gathering
— Executes the cache and TLB instructions
— Big- and little-endian byte addressing supported
— Misaligned little-endian supported
— Supports FXU, FPU, and AltiVec load/store traffic
— Complete support for all four architecture AltiVec DST streams
Level 1 (L1) cache structure
— 32 Kbyte, 32-byte line, eight-way set-associative instruction cache (iL1)
— 32 Kbyte, 32-byte line, eight-way set-associative data cache (dL1)
— Single-cycle cache access
— Pseudo least-recently-used (LRU) replacement
— Data cache supports AltiVec LRU and transient instructions algorithm
— Copy-back or write-through data cache (on a page-per-page basis)
— Supports all PowerPC memory coherency modes
— Nonblocking instruction and data cache
— Separate copy of data cache tags for efficient snooping
— No snooping of instruction cache except for ICBI instruction
Level 2 (L2) cache interface
— Internal L2 cache controller and tags; external data SRAMs
— 512-Kbyte, 1-Mbyte, and 2-Mbyte two-way set-associative L2 cache support
— Copy-back or write-through data cache (on a page basis, or for all L2)
— 32-byte (512-Kbyte), 64-byte (1-Mbyte), or 128-byte (2-Mbyte) sectored line size
— Supports pipelined (register-register) synchronous BurstRAMs and pipelined (register-register) late
write synchronous BurstRAMs
— Supports direct-mapped mode for 256 Kbytes, 512 Kbytes, 1 Mbyte, or 2 Mbytes of SRAM (either all,
half, or none of L2 SRAM must be configured as direct-mapped)
— Core-to-L2 frequency divisors of ÷1, ÷1.5, ÷2, ÷2.5, ÷3, ÷3.5, and ÷4 supported
— 64-bit data bus which also supports 32-bit bus mode
— Selectable interface voltages of 1.8 and 2.5 V
Memory management unit
— 128-entry, two-way set-associative instruction TLB
— 128-entry, two-way set-associative data TLB
— Hardware reload for TLBs
— Four instruction BATs and four data BATs
— Virtual memory support for up to 4 hexabytes (2
52) of virtual memory
— Real memory support for up to 4 gigabytes (232) of physical memory
— Snooped and invalidated for TLBI instructions
Efficient data flow
— All data buses between VRF, load/store unit, dL1, iL1, L2, and the bus are 128 bits wide
— dL1 is fully pipelined to provide 128 bits/cycle to/from the VRF
相关PDF资料 |
PDF描述 |
|---|---|
| ACB108DHAN | CONN EDGECARD 216PS R/A .050 DIP |
| IDT70V9369L9PF8 | IC SRAM 288KBIT 9NS 100TQFP |
| MPC7410VS500LE | IC MPU PPC 500MHZ 360-FCCLGA |
| MPC8567VTAUJJ | MPU POWERQUICC III 1023-PBGA |
| IDT70V9179L9PF8 | IC SRAM 288KBIT 9NS 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC7411MEL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC7412 | 制造商:SHENZHENFREESCALE 制造商全称:ShenZhen FreesCale Electronics. Co., Ltd 功能描述:N-Channel 20V (D-S) MOSFET High performance trench technology |
| MC7413 | 制造商:SHENZHENFREESCALE 制造商全称:ShenZhen FreesCale Electronics. Co., Ltd 功能描述:P-Channel 20-V (D-S) MOSFET High performance trench technology |
| MC7415 | 制造商:SHENZHENFREESCALE 制造商全称:ShenZhen FreesCale Electronics. Co., Ltd 功能描述:P-Channel 20-V (D-S) MOSFET High performance trench technology |
| MC74195L | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。