参数资料
| 型号： | MC68EC060ZU75 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 9/10页 |
| 文件大小： | 0K |
| 描述： | IC MPU 68K 75MHZ 304-TBGA |
| 标准包装： | 27 |
| 系列： | M680x0 |
| 处理器类型： | M680x0 32-位 |
| 速度： | 75MHz |
| 电压： | 3.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 304-LBGA |
| 供应商设备封装： | 304-TBGA（31x31） |
| 包装： | 托盘 |
8
MC68060 PRODUCT INFORMATION
MOTOROLA
CACHE ORGANIZATION
The instruction and data caches are each organized as four-way set associative, with 16-byte lines. Each line
of data has associated with it an address tag and state information that shows the line’s validity. In the data
cache, the state information indicates whether the line is invalid, valid, or dirty.
CACHE COHERENCY
The MC68060 has the ability to watch, or snoop, the external bus during accesses by other bus masters,
maintaining coherency between the MC68060 caches and external memory systems. External bus cycles can
be flagged on the bus as snoopable or nonsnoopable. When an external cycle is marked as snoopable, the
bus snooper checks the caches and invalidates the matching data. Although the execution unit and the bus
snooper circuit have access to the on-chip caches, the snooper has priority over the execution unit.
BUS CONTROLLER
The bus is implemented as a nonmultiplexed, fully synchronous protocol that is clocked off the rising edge of
the input clock. It is compatible with an MC68040 bus. The bus controller operates concurrently with all other
functional units of the MC68060 to maximize system throughput. The timing of the bus is fully configurable to
match external memory requirements.
The CLKEN input is used on the MC68060 to enable to the clock edges on which the bus controller will
respond. By toggling the CLKEN pin, it is possible to operate the MC68060 on an external bus at 1/2 or 1/4
the speed of the processor clock.
Although the MC68060 bus is compatible with the MC68040, additional signals and protocols have been
added to simplify designs requiring very high bus speeds.
IEEE 1149.1 TEST
To aid in system diagnostics, the MC68060 includes dedicated user-accessible test logic that is fully compliant
with the IEEE 1149.1 standard for boundary scan testability, often referred to as Joint Test Action Group
(JTAG).
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| ACB105DHBT | CONN EDGECARD 210PS R/A .050 DIP |
| MPC8572EVTAVND | MPU POWERQUICC III 1023-PBGA |
| FMC50DRXN | CONN EDGECARD 100PS DIP .100 SLD |
| FMC49DRXI | CONN EDGECARD 98POS DIP .100 SLD |
| FMC50DRXH | CONN EDGECARD 100PS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68EN302 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
| MC68EN302AG20BT | 功能描述:微处理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EN302AG25BT | 功能描述:微处理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EN302CAG20BT | 功能描述:微处理器 - MPU 68K INTGR COM PROC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EN302CPV20BT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。