参数资料
型号: LT3032EDE#PBF
厂商: Linear Technology
文件页数: 18/24页
文件大小: 0K
描述: IC REG LDO ADJ .15A 14DFN
产品培训模块: LT3032 - 150mA Dual Positive/Negative Low Noise LDO
特色产品: LT3032 Voltage Linear Regulator
标准包装: 91
稳压器拓扑结构: 正可调式和负可调式
输出电压: ±1.22 V ~ ±20 V
输入电压: ±2.3 V ~ ±20 V
电压 - 压降(标准): 0.27V @ 150mA,0.3V @ -150mA
稳压器数量: 2
电流 - 输出: 150mA
电流 - 限制(最小): 170mA
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 14-WFDFN 裸露焊盘
供应商设备封装: 14-DFN(4x3)
包装: 管件
产品目录页面: 1330 (CN2011-ZH PDF)
LT3032 Series
APPLICATIONS INFORMATION
20
0
BOTH CAPACITORS ARE 16V,
1210 CASE SIZE, 10μF
Stability and Input Capacitance
Low ESR, ceramic input bypass capacitors are acceptable
–20
–40
X5R
for applications without long input leads. However, applica-
tions connecting a power supply to an LT3032’s circuit’s
INP/INN and GND pins with long input wires combined
with low ESR, ceramic input capacitors are prone to voltage
–60
–80
Y5V
spikes, reliability concerns and application-speci?c board
oscillations. The input wire inductance found in many
battery-powered applications, combined with the low ESR
–100
0
2
4
6 8 10 12
DC BIAS VOLTAGE (V)
14
16
ceramic input capacitor, forms a high-Q LC resonant tank
circuit. In some instances this resonant frequency beats
3032 F03
Figure 3. Ceramic Capacitor DC Bias Characteristics
40
20
against the output current dependent LDO bandwidth and
interferes with proper operation. Simple circuit modi?ca-
tions/solutions are then required. This behavior is not
indicative of LT3032 instability, but is a common ceramic
input bypass capacitor application issue.
The self-inductance, or isolated inductance, of a wire is
0
–20
–40
–60
–80
Y5V
BOTH CAPACITORS ARE 16V,
X5R
directly proportional to its length. Wire diameter is not a
major factor on its self-inductance. For example, the self-
inductance of a 2-AWG isolated wire (diameter = 0.26”) is
about half the self-inductance of a 30-AWG wire (diameter
= 0.01”). One foot of 30-AWG wire has about 465nH of
self-inductance.
–100
1210 CASE SIZE, 10μF
–50 –25 0 25 50 75
TEMPERATURE (°C)
100 125
3032 F04
One of two ways reduces a wire’s self-inductance. One
method divides the current ?owing towards the LT3032
between two parallel conductors. In this case, the farther
Figure 4. Ceramic Capacitor Temperature Characteristics
apart the wires are from each other, the more the self-
inductance is reduced; up to a 50% reduction when placed
a few inches apart. Splitting the wires basically connects
two equal inductors in parallel, but placing them in close
proximity gives the wires mutual inductance adding to
the self-inductance. The second and most effective way
to reduce overall inductance is to place both forward and
return current conductors (the input and GND wires) in
very close proximity. Two 30-AWG wires separated by only
0.02”, used as forward– and return– current conductors,
OUTPUT SET TO 5V
3032 F05
reduce the overall self-inductance to approximately one-
?fth that of a single isolated wire.
Figure 5. Noise Resulting From Tapping on a Ceramic Capacitor
3032fd
18
相关PDF资料
PDF描述
AFK227M06D16B-F CAP ALUM 220UF 6.3V 20% SMD
ABB30DHRD CONN CARD EXTEND 60POS .050"
LT1521CMS8#PBF IC REG LDO ADJ .3A 8-MSOP
HCC36DRTI-S734 CONN EDGECARD 72POS DIP .100 SLD
LT1521CMS8-3.3#PBF IC REG LDO 3.3V .3A 8-MSOP
相关代理商/技术参数
参数描述
LT3032EDETR 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 150mA Positive/Negative Low Noise Low Dropout Linear Regulator
LT3032EDETRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 150mA Positive/Negative Low Noise Low Dropout Linear Regulator
LT3032IDE 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 150mA Positive/Negative Low Noise Low Dropout Linear Regulator
LT3032IDE#PBF 功能描述:IC REG LDO ADJ .15A 14DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正,固定式 输出电压:2.5V 输入电压:2.5 V ~ 5.5 V 电压 - 压降(标准):- 稳压器数量:1 电流 - 输出:300mA(最小值) 电流 - 限制(最小):360mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型,TSOT-23-5 供应商设备封装:TSOT-23-5 包装:带卷 (TR)
LT3032IDE#PBF 制造商:Linear Technology 功能描述:LDO ADJ 150mA DFN-14 制造商:Linear Technology 功能描述:LDO, ADJ, 150mA, DFN-14