- 您现在的位置：买卖IC网 > PDF目录16461 > KSZ8695X-EVAL (Micrel Inc)KIT EVAL KSZ8695X EXPERIMENT PDF资料下载
参数资料
| 型号： | KSZ8695X-EVAL |
| 厂商： | Micrel Inc |
| 文件页数： | 6/39页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL KSZ8695X EXPERIMENT |
| 标准包装： | 1 |
| 主要目的： | 接口，以太网 PHY |
| 嵌入式： | 否 |
| 已用 IC / 零件： | KSZ8695X |
| 主要属性： | 单芯片网关解决方案 |
| 已供物品： | 板 |
| 相关产品： | 576-1025-ND - IC SWITCH 10/100 5PORT 208PQFP |
| 其它名称： | 576-1624 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
Micrel, Inc.
KS8695X
June 2006
14
M9999-060106
Functional Description
Introduction
The CENTAUR KS8695X is a cost-effective, high-performance router-on-a-chip solution for Ethernet-based systems. It
integrates a powerful processor with a 5-port switch that consists of five MAC units, five physical layer transceivers
(PHYs), DMA engines, and hardware protocol engines for CPU off loading.
The KS8695X is built around the 16/32-bit ARM922T RISC processor. The ARM922T is a scalable, high-performance,
microprocessor developed for highly integrated system-on-a-chip applications. The KS8695X offers an 8KB I-cache and
an 8KB D-cache to reduce memory access latency for high-performance applications. There are also SDRAM, SRAM,
and ROM interfaces with configurable bus speeds and data width. The KS8695X provides external I/O interfaces, a UART
interface, ageneral purpose I/O, a JTAG debugging port, an internal interrupt controller, and internal timers.
The KS8695X contains independent DMA engines for the WAN and LAN. Each of the independent DMA engines supports
burst mode as well as little-endian byte ordering for memory buffers and descriptors. Each DMA engine contains one 3KB
receive FIFO and one 3KB transmit FIFO to ensure back-to-back packet reception and no under-runs on packet
transmission.
An integrated switch provides hardware support for some of the most desirable Layer 2 features such as port-based
VLAN, QoS/CoS packet prioritization, IGMP snooping, and Spanning Tree Protocol. The switch contains a 16Kx32 SRAM
on-chip memory for frame buffering. The embedded frame buffer memory is designed with a 1.4Gbps on-chip memory
bus. This allows the KS8695X to perform full non-blocking frame switching and/or routing.
There are five MAC units in the KS8695X: four are for LAN and one is for the WAN.
Connected to the LAN and WAN MACs are five 10/100 PHYs. These PHYs use Micrel’s patented low-power analog PHY
technology to achieve increased performance. The PHY units also support the auto MDI/MDI-X feature. The LAN PHYs
support 10BASE-T and 100BASE-TX operation as per the IEEE802.3 standard. The WAN PHY supports 10BASE-T,
100BASE-TX, and 100BASE-FX operation.
The KS8695X combines proven PHY, MAC, and switch technology with protocol and DMA engines, and the powerful
ARM922T processor to create a solution that saves BOM costs, board real-estate, and design time while providing
outstanding performance for a variety of router applications.
CPU Features
166MHz ARM922T RISC processor core
On-chip AMBA bus 2.0 interfaces
16-bit thumb programming to relax memory requirement
8KB I-cache and 8KB D-cache
Little-endian mode supported
Congurable memory management unit
Supports reduced CPU and system clock speed for power saving
Advanced Memory Controller Features
Supports glueless connection to two banks of ROM/SRAM/FLASH memory with programmable 8/16/32 bit data bus and
programmable access timing
Supports glueless connection to two SDRAM banks with programmable 8/16/32 bit data bus and programmable RAS/CAS
latency
Supports three external I/O banks with programmable 8/16/32 bit data bus and programmable access timing
Programmable system clock speed for power management
Direct Memory Access (DMA) Engines
Independent MAC DMA engine with programmable burst mode for WAN port
Independent MAC DMA engine with programmable burst mode for LAN ports
Supports little-endian byte ordering for memory buffers and descriptors
Contains large independent receive and transmit FIFOs (3KB receive/3KB transmit) for back-to-back packet receive,
and guaranteed no under-run packet transmit
Data alignment logic and scatter gather capability
相关PDF资料 |
PDF描述 |
|---|---|
| 1906013-2 | CA 2.0MM OFNR 50/125,LC SEC BLU |
| L-14WR27JV4E | WIREWOUND INDUCTOR 270NH 0603 |
| V150C3V3C75B | CONVERTER MOD DC/DC 3.3V 75W |
| 625160N003 | D-110-41CS1290 |
| ECC06DRSN-S273 | CONN EDGECARD 12POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8721B | 功能描述:以太网 IC 10/100 BASE-TX/FX Physical Layer Transceiver, Single 3.3V Supply, 48-SSOP (Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8721B TR | 功能描述:以太网 IC 10/100 BASE-TX/FX Physical Layer Transceiver, Single 3.3V Supply, 48-SSOP (Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8721B | 制造商:Micrel Inc 功能描述:Transceiver IC 制造商:Micrel Inc 功能描述:IC, TRANSCEIVER, SSOP-48 |
| KSZ8721BA4 | 功能描述:TXRX 10/100 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND |
| KSZ8721BA4 TR | 功能描述:TXRX 10/100 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND |
发布紧急采购，3分钟左右您将得到回复。