- 您现在的位置：买卖IC网 > PDF目录3992 > IDT7132LA55C (IDT, Integrated Device Technology Inc)IC SRAM 16KBIT 55NS 48DIP PDF资料下载
参数资料
| 型号： | IDT7132LA55C |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 10/16页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 16KBIT 55NS 48DIP |
| 标准包装： | 8 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，异步 |
| 存储容量： | 16K (2K x 8) |
| 速度： | 55ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 48-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 48-SIDE BRAZED |
| 包装： | 管件 |
| 其它名称： | 7132LA55C |
IDT7132SA/LA and IDT 7142SA/LA
High Speed 2K x 8 Dual Port Static RAM
Military, Industrial and Commercial Temperature Ranges
Timing Waveform of Write Cycle No. 1, (R/ W Controlled Timing) (1,5,8)
t WC
ADDRESS
t HZ (7)
OE
t AW
CE
t AS (6)
t WP (2)
t WR (3)
t HZ (7)
R/ W
t WZ (7)
t OW
DATA OUT
(4)
t DW
t DH
(4)
DATA IN
2692 drw 09
Timing Waveform of Write Cycle No. 2, ( CE Controlled Timing) (1,5)
t WC
ADDRESS
t AW
CE
R/ W
DATA IN
NOTES:
t AS (6)
t EW (2)
t DW
t WR (3)
t DH
2692 drw 10
1. R/ W or CE must be HIGH during all address transitions.
2. A write occurs during the overlap (t EW or t WP ) of CE = V IL and R/ W = V IL .
3. t WR is measured from the earlier of CE or R/ W going HIGH to the end of the write cycle.
4. During this period, the l/O pins are in the output state and input signals must not be applied.
5. If the CE LOW transition occurs simultaneously with or after the R/ W LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal (CE or R/W) is asserted last.
7. This parameter is determined be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load
(Figure 2).
8. If OE is LOW during a R/ W controlled write cycle, the write pulse width must be the larger of t WP or (t WZ + t DW ) to allow the I/O drivers to turn off data to be placed on the
bus for the required t DW . If OE is HIGH during a R/ W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t WP .
10
相关PDF资料 |
PDF描述 |
|---|---|
| IDT7132LA35C | IC SRAM 16KBIT 35NS 48DIP |
| IDT7008L35J | IC SRAM 512KBIT 35NS 84PLCC |
| IDT7008L25J | IC SRAM 512KBIT 25NS 84PLCC |
| IDT7008L20J | IC SRAM 512KBIT 20NS 84PLCC |
| XC4028XL-2HQ240C | IC FPGA C-TEMP 3.3V 2SPD 240HQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT7132LA55CB | 制造商:Integrated Device Technology Inc 功能描述: 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 16KBIT 55NS SB48 |
| IDT7132LA55FB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 16KBIT 55NS 48FPACK |
| IDT7132LA55J | 功能描述:IC SRAM 16KBIT 55NS 52PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（单线） 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-MSOP 包装:带卷 (TR) |
| IDT7132LA55J8 | 功能描述:IC SRAM 16KBIT 55NS 52PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA（6x8） 包装:带卷 (TR) |
| IDT7132LA55L48B | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 16KBIT 55NS 48LCC |
发布紧急采购，3分钟左右您将得到回复。