- 您现在的位置：买卖IC网 > PDF目录17110 > EVAL-ADUC841QSPZ (Analog Devices Inc)KIT DEV QUICK START ADUC841 PDF资料下载
参数资料
| 型号： | EVAL-ADUC841QSPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 40/88页 |
| 文件大小： | 0K |
| 描述： | KIT DEV QUICK START ADUC841 |
| 标准包装： | 1 |
| 系列： | QuickStart™ PLUS 套件 |
| 类型： | MCU |
| 适用于相关产品： | ADuC841 |
| 所含物品： | 评估板、电源、缆线、软件、仿真器和说明文档 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 45 of 88
SERIAL PERIPHERAL INTERFACE (SPI)
The ADuC841/ADuC842/ADuC843 integrate a complete hard-
ware serial peripheral interface on-chip. SPI is an industry-
standard synchronous serial interface that allows 8 bits of data
to be synchronously transmitted and received simultaneously,
i.e., full duplex. Note that the SPI pins are shared with the I2C
pins. Therefore, the user can enable only one interface or the
other on these pins at any given time (see SPE in Table 18). SPI
can be operated at the same time as the I2C interface if the
MSPI bit in CFG841/CFG8842 is set. This moves the SPI
outputs (MISO, MOSI, and SCLOCK) to P3.3, P3.4, and P3.5,
respectively). The SPI port can be configured for master or slave
operation and typically consists of four pins, described in the
following sections.
MISO (Master In, Slave Out Data I/O Pin)
The MISO pin is configured as an input line in master mode
and as an output line in slave mode. The MISO line on the
master (data in) should be connected to the MISO line in the
slave device (data out). The data is transferred as byte-wide
(8-bit) serial data, MSB first.
MOSI (Master Out, Slave In Pin)
The MOSI pin is configured as an output line in master mode
and as an input line in slave mode. The MOSI line on the master
(data out) should be connected to the MOSI line in the slave
device (data in). The data is transferred as byte-wide (8-bit)
serial data, MSB first.
SCLOCK (Serial Clock I/O Pin)
The master serial clock (SCLOCK) is used to synchronize the
data being transmitted and received through the MOSI and
MISO data lines. A single data bit is transmitted and received in
each SCLOCK period. Therefore, a byte is transmitted/received
after eight SCLOCK periods. The SCLOCK pin is configured as
an output in master mode and as an input in slave mode. In
master mode, the bit rate, polarity, and phase of the clock are
controlled by the CPOL, CPHA, SPR0, and SPR1 bits in the
SPICON SFR (see Table 18). In slave mode, the SPICON register
must be configured with the phase and polarity (CPHA and
CPOL) of the expected input clock. In both master and slave
modes, the data is transmitted on one edge of the SCLOCK
signal and sampled on the other. It is important, therefore, that
CPHA and CPOL are configured the same for the master and
slave devices.
SS (Slave Select Input Pin)
The SS pin is shared with the ADC5 input. To configure this pin
as a digital input, the bit must be cleared, e.g., CLR P1.5. This
line is active low. Data is received or transmitted in slave mode
only when the SS pin is low, allowing the parts to be used in
single-master, multislave SPI configurations. If CPHA = 1, the
SS input may be permanently pulled low. If CPHA = 0, the SS
input must be driven low before the first bit in a byte-wide
transmission or reception and return high again after the last bit
in that byte-wide transmission or reception. In SPI slave mode,
the logic level on the external SS pin can be read via the SPR0
bit in the SPICON SFR. The SFR registers, described in the
following tables, are used to control the SPI interface.
相关PDF资料 |
PDF描述 |
|---|---|
| AT97SC3204T-X1K180 | KIT DEV EMBEDDED TPM TWI |
| RPS-1K-16-10/2.0-9 | HEAT SHRINK SLEEVE |
| ATF15XX-DK3 | KIT DEV FOR ATF15XX CPLD'S |
| ADR02WARZ-REEL7 | IC VREF SERIES PREC 5V 8-SOIC |
| EVAL-ADUC812QSZ | BOARD EVALUATION FOR ADUC812 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADUC841QSPZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
| EVAL-ADUC841QSZ | 功能描述:KIT DEV FOR ADUC841 QUICK START RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF) |
| EVAL-ADUC842QS | 功能描述:KIT DEV FOR ADUC842 QUICK START RoHS:否 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC842QS1 | 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC842QSP1 | 制造商:AD 制造商全称:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
发布紧急采购，3分钟左右您将得到回复。