- 您现在的位置：买卖IC网 > PDF目录16463 > AD9854/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9854 PDF资料下载
参数资料
| 型号： | AD9854/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/52页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9854 |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 设计资源： | AD9854 Eval Brd Schematic AD9854 Eval Brd BOM |
| 标准包装： | 1 |
| 系列： | AgileRF™ |
| 主要目的： | 计时，直接数字合成（DDS） |
| 已用 IC / 零件： | AD9854 |
| 已供物品： | 板 |
| 相关产品： | AD9854ASTZ-ND - IC DDS QUADRATURE CMOS 80-LQFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD9854
Rev. E | Page 27 of 52
HOLD
F1
0
FR
E
Q
U
E
N
C
Y
MODE
TW1
DFW
000 (DEFAULT)
0
RAMP RATE
011 (CHIRP)
F1
DELTA FREQUENCY WORD
RAMP RATE
I/O UD CLK
00
63
6-
04
7
Figure 47. Example of Hold Function
BPSK DATA
360
0
PH
A
SE
MODE
FTW1
PHASE ADJUST 1
000 (DEFAULT)
0
PHASE ADJUST 2
100 (BPSK)
F1
270°
90°
I/O UD CLK
00
63
6-
0
48
Figure 48. BPSK Mode
The 32-bit automatic I/O update counter can be used to
construct complex chirp or ramped FSK sequences. Because
this internal counter is synchronized with the AD9854 system
clock, precisely timed program changes are possible. For such
changes, the user need only reprogram the desired registers
before the automatic I/O update clock is generated.
In chirp mode, the destination frequency is not directly specified.
If the user fails to control the chirp, the DDS automatically confines
itself to the frequency range between dc and Nyquist. Unless
terminated by the user, the chirp continues until power is removed.
When the chirp destination frequency is reached, the user can
choose any of the following actions:
Stop at the destination frequency by using the HOLD pin
or by loading all 0s into the delta frequency word registers
of the frequency accumulator (ACC1).
Use the HOLD pin function to stop the chirp, and then ramp
down the output amplitude by using the digital multiplier
stages and the output shaped keying pin (Pin 30), or by using
the program register control (Address 21 to Address 24 hex).
Abruptly end the transmission with the CLR ACC2 bit.
Continue chirp by reversing direction and returning to
the previous or another destination frequency in a linear or
user-directed manner. If this involves reducing the
frequency, a negative 48-bit delta frequency word (the
MSB is set to 1) must be loaded into Register 10 hex to
Register 15 hex. Any decreasing frequency step of the delta
frequency word requires the MSB to be set to logic high.
相关PDF资料 |
PDF描述 |
|---|---|
| LK2125R22K-T | INDUCTOR MULTILAYER .22UH 0805 |
| 6588719-2 | C/A MTRJ-LC DUP OFNR XG |
| M3UUK-2006R | IDC CABLE - MKS20K/MC20M/MKS20K |
| EEM30DTMI-S189 | CONN EDGECARD 60POS R/A .156 SLD |
| 6278033-3 | C/A MT-RJ/MT-RJ SM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9856 | 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 200 MHz Quadrature Digital Upconverter |
| AD9856/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For Digital Up Converter 56 Pin LFCSP Ep 制造商:Analog Devices 功能描述:DGTL UP CNVRTR 56LFCSP - Bulk |
| AD9856AST | 制造商:Analog Devices 功能描述:Digital Up Converter 48-Pin LQFP Tray 制造商:Analog Devices 功能描述:IC MODULATOR DIGITAL |
| AD9856ASTZ | 功能描述:IC UPCONVERTER DGTL QUAD 48TQFP RoHS:是 类别:RF/IF 和 RFID >> RF 其它 IC 和模块 系列:AD9856 标准包装:100 系列:* |
| AD9857 | 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter |
发布紧急采购，3分钟左右您将得到回复。