- 您现在的位置：买卖IC网 > PDF目录25515 > 952601EFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | 952601EFLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封装： | 0.300 INCH, 0.025 INCH, GREEN, MO-118, SSOP-56 |
| 文件页数： | 3/27页 |
| 文件大小： | 321K |
| 代理商： | 952601EFLFT |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
11
Integrated
Circuit
Systems, Inc.
ICS952601
0701I—05/04/05
I
2C Table: Read-Back Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
RESERVED
-
X
Bit 6
RESERVED
-
X
Bit 5
RESERVED
-
X
Bit 4
RESERVED
-
X
Bit 3
PCI_STOP#
PCI STOP# Read
Back
RX
Bit 2
CPU_STOP#
CPU STOP Read
Back
RX
Bit 1
FSB
Freq Select 1 Read
Back
RX
Bit 0
FSA
Freq Select 0 Read
Back
RX
I
2C Table: Spreading and Device Behavior Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
SRC/SRC#
SRC Free-Running
Control
RW
FREE-RUN
STOPPABLE
0
Bit 6
SRC
Output Control
RW
Disable
Enable
1
Bit 5
CPUT2/CPUC2
RW
FREE-RUN
STOPPABLE
1
Bit 4
CPUT1/CPUC1
RW
FREE-RUN
STOPPABLE
1
Bit 3
CPUT0/CPUC0
RW
FREE-RUN
STOPPABLE
1
Bit 2
CPUT2/CPUC2
Output Control
RW
Disable
Enable
1
Bit 1
CPUT1/CPUC1
Output Control
RW
Disable
Enable
1
Bit 0
CPUT0/CPUC0
Output Enable
RW
Disable
Enable
1
I
2C Table: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
SRC_PD#
Drive Mode
0: Driven in PD#
RW
Driven
Hi-Z
0
Bit 6
SRC_Stop#
Drive Mode
0: Driven in
PCI_Stop#
RW
Driven
Hi-Z
0
Bit 5
CPUT2_PD# Drive
Mode
RW
Driven
Hi-Z
0
Bit 4
CPUT1_PD# Drive
Mode
RW
Driven
Hi-Z
0
Bit 3
CPUT0_PD# Drive
Mode
RW
Driven
Hi-Z
0
Bit 2
CPUT2_Stop Drive
Mode
RW
Driven
Hi-Z
0
Bit 1
CPUT1_Stop Drive
Mode
RW
Driven
Hi-Z
0
Bit 0
CPUT0_Stop Drive
Mode
RW
Driven
Hi-Z
0
43,44
40,41
46,47
43,44
40,41
46,47
CPU FREE-
RUNNING
CONTROL
43,44
40,41
46,47
Byte 1
37,38
46,47
43,44
40,41
Byte 2
37,38
Byte 0
-
RESERVED
-
RESERVED
-
RESERVED
0:driven when
stopped
1: Tri-stated
0:driven in PD#
1: Tri-stated
-
READBACK
READBACK of CPU(2:0)
Frequency
READBACK
相关PDF资料 |
PDF描述 |
|---|---|
| 952601YGLFT | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 952601YFLFT | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 952703BF | 217.9 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 952801CFLFT | 293.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 952807 | MODULAR TERMINAL BLOCK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 952601EGLF | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 952601EGLFT | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 952601YFLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor |
| 952601YGLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor |
| 952606PFLF | 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Synthesizer Dual 48-Pin SSOP Tube |
发布紧急采购，3分钟左右您将得到回复。