- 您现在的位置：买卖IC网 > PDF目录222083 > 11640-843 27 MHz, OTHER CLOCK GENERATOR, PDSO8 PDF资料下载
参数资料
| 型号： | 11640-843 |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| 封装： | 0.150 INCH, SOIC-8 |
| 文件页数： | 2/7页 |
| 文件大小： | 54K |
| 代理商： | 11640-843 |
2
FS6128-07
PLL Clock Generator IC with VCXO
Table 2: Pin Descriptions
Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; DI
U = Input with Internal Pull-Up; DI
D = Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input,
DO = Digital Output; P = Power/Ground; # = Active Low pin
PIN
TYPE
NAME
DESCRIPTION
1
AI
XIN
VCXO Feedback
2
P
VDD
Power Supply (+3.3V)
3
AI
XTUNE
VCXO Tune
4
P
VSS
Ground
5
DO
CLK
Clock Output
6
P
VDD
Power Supply (+3.3V)
7
DO
VSS
Ground
8
AO
XOUT
VCXO Drive
3.0
Functional Block Description
3.1
Voltage-Controlled Crystal
Oscillator (VCXO)
The VCXO provides a tunable, low-jitter frequency refer-
ence for the rest of the FS6128 system components.
Loading capacitance for the crystal is internal to the
FS6128. No external components (other than the reso-
nator itself) are required for operation of the VCXO.
Continuous fine-tuning of the VCXO frequency is accom-
plished by varying the voltage on the XTUNE pin. The
value of this voltage controls the effective capacitance
presented to the crystal. The actual amount that this load
capacitance change will alter the oscillator frequency de-
pends on the characteristics of the crystal as well as the
oscillator circuit itself.
It is important that the crystal load capacitance is speci-
fied correctly to “center” the tuning range. See Table 5.
A simple formula to obtain the “pulling” capability of a
crystal oscillator is:
()
() (
)
C
ppm
f
L
1
0
2
0
6
1
2
1
2
10
)
(
+
×
+
×
×
=
where:
C0 = the shunt (or holder) capacitance of the crystal
C1 = the motional capacitance of the crystal
CL1 and CL2 = the two extremes (minimum and maximum)
of the applied load capacitance presented by the
FS6128.
EXAMPLE:
A crystal with the following parameters is
used: C1 = 0.025pF and C0 = 6pF. Using the minimum
and maximum CL1 = 10pF, and CL2 = 20pF, the tuning
range (peak-to-peak) is:
()
() (
)
ppm
.
f
300
10
6
20
6
2
106
10
20
025
0
=
+
×
+
×
×
=
.
3.2
Phase-Locked Loop (PLL)
The on-chip PLL is a standard frequency- and phase-
locked loop architecture. The PLL multiplies the reference
oscillator frequency to the desired output frequency by a
ratio of integers. The frequency multiplication is exact
with a zero synthesis error (unless otherwise specified).
相关PDF资料 |
PDF描述 |
|---|---|
| 119K101-272N5 | CABLE TERMINATED, RF CONNECTOR, SOLDER, JACK |
| 119K207-271N5 | CABLE TERMINATED, RF CONNECTOR, SOLDER, JACK |
| 119K207-272N5 | CABLE TERMINATED, RF CONNECTOR, SOLDER, JACK |
| 119K207-3Y8N5 | CABLE TERMINATED, RF CONNECTOR, CRIMP SOLDER, JACK |
| 119S101-40ML5 | BOARD TERMINATED, RF CONNECTOR, SURFACE MOUNT, PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 11640-892-XTD | 制造商:Rochester Electronics LLC 功能描述: 制造商:AppliedMicro 功能描述: |
| 11640943 | 制造商: 功能描述: 制造商:U S ARMY TANK AUTOMOTIVE 功能描述: 制造商:undefined 功能描述: |
| 11640-XXX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Dual PLL Clock Generator IC |
| 11641-00000-10 | 制造商:3M Electronic Products Division 功能描述:FUEL PROTECTIVE EYEGLASSES / SAFETY GLASSES; Lens Style:Mirrored; Lens Color:Blue; Safety Category:ANSI Z87.1-2003 ;RoHS Compliant: NA |
| 1164-10-SS-20 | 制造商:RAF Electronic Hardware 功能描述: |
发布紧急采购，3分钟左右您将得到回复。